Circuit and microarchitectural techniques for reducing cache leakage power”, (2004)

by N S Kim, K Flautner, D Blaauw, T Mudge
Venue:IEEE Transaction on Very Large Scale Integration (VLSI) Systems,