Ellen M. Sentovich, Kanwar Jit Singh, Luciano Lavagno, Cho Moon, Rajeev Murgai, Alexander Saldanha, Hamid Savoj, Paul R. Stephan, Robert K. Brayton, et al.  Home/Search
Context Related
| berkeley.edu/HomeP...CBERL9241.ps.gz berkeley.edu/~luci...CBERL9241.ps.gz polimage.polito.it...CBERL9241.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: berkeley.edu/HomeP...publications (more) From: polimage.polito.it/~lavag...async (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: SIS is an interactive tool for synthesis and optimization of sequential circuits. Given a state transition table, a signal transition graph, or a logic-level description of a sequential circuit, it produces an optimized net-list in the target technology while preserving the sequential input-output behavior. Many different programs and algorithms have been integrated into SIS, allowing the user to choose among a variety of techniques at each stage of the process. It is built on top of MISII [5]... (Update)
Cited by: More
Low-Power FPGA Using - Pre-Defined Dual-Vdd Dual-Vt (Correct)
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED.. - With Efficient Initial (Correct)
Short.. - Deming Chen Jason (Correct)
Similar documents (at the sentence level):
11.7%: Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 - Yang (1991) (Correct)
7.6%: Sequential Circuit Synthesis at the Gate Level - Sentovich (1993) (Correct)
Similar documents based on text: More All
1.3: Conclusions - Anderson (Correct)
0.3: Synthesis and Testing of Bounded Wire Delay Asynchronous Circuits .. - Lavagno (1992) (Correct)
0.2: VIS: A System for Verification and Synthesis - Brayton.. (1996) (Correct)
Related documents from co-citation: More All
22: Graph-based algorithms for boolean function manipulation - Bryant - 1986
16: Efficient implementation of a BDD package (context) - Brace, Rudell et al. - 1990
13: Dynamic Variable Ordering for Ordered Binary Decision Diagrams (context) - Rudell - 1993
BibTeX entry: (Update)
E. M. Sentovich et. al. SIS: A System for Sequential Circuit Synthesis. Dept. of Electrical Engineering and Computer Science, University of California, Berkeley,CA 94720, 1992. http://citeseer.ist.psu.edu/sentovich92sis.html More
@techreport{ brayton92sis,
author = "{E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton} and A. Sangiovanni-Vincentelli",
title = "{SIS}: {A} system for sequential circuit synthesis",
year = "1992",
url = "citeseer.ist.psu.edu/sentovich92sis.html" }
Citations not processed or no citations identified.
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www-cad.eecs.berkeley.edu/HomePages/luciano/publications.html): More
A Novel Framework for Solving the State Assignment .. - Lavagno, Moon.. (Correct)
Algorithms for Synthesis of Hazard-Free Asynchronous.. - Lavagno, Keutzer.. (1991) (Correct)
Synthesis for Testability Techniques for Asynchronous.. - Keutzer, Lavagno.. (1991) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC