• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 2,220
Next 10 →

Virtual Processors as Kernel Interface

by Adam Lackorzynski, Er Warg, Technische Universität Dresden, Michael Peter
"... After virtualization has gained traction in a variety of fields ranging from the desktop computer to datacenter servers, it is likely to make inroads into embedded systems as well. The complexity of a VM implementation depends on the virtualization abilities of the processor used. Unfortunately, the ..."
Abstract - Cited by 2 (1 self) - Add to MetaCart
After virtualization has gained traction in a variety of fields ranging from the desktop computer to datacenter servers, it is likely to make inroads into embedded systems as well. The complexity of a VM implementation depends on the virtualization abilities of the processor used. Unfortunately

Multithreaded Virtual Processor on DSM

by unknown authors , 1999
"... 11-Beom Lee Modem superscalar processors exploit instruction-level parallelism (ILP) by issuing multiple instructions in a single cycle because of increasing demand for higher performance in computing. However, stalls due to cache misses severely degrade the performance by disturbing the exploitatio ..."
Abstract - Add to MetaCart
11-Beom Lee Modem superscalar processors exploit instruction-level parallelism (ILP) by issuing multiple instructions in a single cycle because of increasing demand for higher performance in computing. However, stalls due to cache misses severely degrade the performance by disturbing

Simulation Study of Multithreaded Virtual Processor

by Ben Lee, Hantak Kwak, Ryan Carlson , 1998
"... 1 This paper proposes the Multithreaded Virtual Processor (MVP) architecture model as a means of integrating the multithreaded programming paradigm and a modern superscalar processor with support for fast context switching and thread scheduling. In order to validate our idea, a simulator was develo ..."
Abstract - Cited by 1 (0 self) - Add to MetaCart
1 This paper proposes the Multithreaded Virtual Processor (MVP) architecture model as a means of integrating the multithreaded programming paradigm and a modern superscalar processor with support for fast context switching and thread scheduling. In order to validate our idea, a simulator

Thread algebra for SANE virtual processors

by Thuy Duong Vu, Chris Jesshope
"... This paper presents a formal approach to the verification and evaluation of a programming/machine model being developed at the University of Amsterdam, called the SANE Virtual Processor (SVP). The model is being used as a basis for designing and programming chip multiprocessors and to support self-a ..."
Abstract - Cited by 1 (1 self) - Add to MetaCart
This paper presents a formal approach to the verification and evaluation of a programming/machine model being developed at the University of Amsterdam, called the SANE Virtual Processor (SVP). The model is being used as a basis for designing and programming chip multiprocessors and to support self

Cluster computing performances using virtual processors and

by Gianluca Argentini , 2004
"... In this paper I describe some results on the use of virtual processors technology for parallelize some SPMD computational programs in a cluster environment. The tested technology is the INTEL Hyper Threading on real processors, and the programs are MATLAB 6.5 Release 13 scripts for floating points c ..."
Abstract - Add to MetaCart
In this paper I describe some results on the use of virtual processors technology for parallelize some SPMD computational programs in a cluster environment. The tested technology is the INTEL Hyper Threading on real processors, and the programs are MATLAB 6.5 Release 13 scripts for floating points

An implementation of the SANE Virtual Processor using POSIX threads

by M. W. Van Tol, C. R. Jesshope, M. Lankamp, S. Polstra - Journal of Systems Architecture
"... The SANE Virtual Processor is an abstract concurrent programming model that is both deadlock free and supports e cient implementation. It is captured by the µTC programming language. The work presented in this paper covers a portable implementation of this model as a C++ library on top of POSIX Thre ..."
Abstract - Cited by 11 (4 self) - Add to MetaCart
The SANE Virtual Processor is an abstract concurrent programming model that is both deadlock free and supports e cient implementation. It is captured by the µTC programming language. The work presented in this paper covers a portable implementation of this model as a C++ library on top of POSIX

Load balancing HPF programs by migrating virtual processors

by Christian Perez - IN SECOND INTERNATIONAL WORKSHOP ON HIGH-LEVEL PROGRAMMING MODELS AND SUPPORTIVE ENVIRONMENTS, HIPS '97 , 1997
"... This paper explores the integration of load balancing features in the data parallel language HPF targeting semi-regular applications. We show that the HPF virtual processors are good candidates to be the unit of migration. Then, we compare 3 possible implementations and show that threads provide a g ..."
Abstract - Cited by 11 (2 self) - Add to MetaCart
This paper explores the integration of load balancing features in the data parallel language HPF targeting semi-regular applications. We show that the HPF virtual processors are good candidates to be the unit of migration. Then, we compare 3 possible implementations and show that threads provide a

Formalizing SANE Virtual Processor in thread algebra ⋆

by Thuy Duong Vu, Chris Jesshope
"... Abstract. The SANE Virtual Processor (SVP) is a fine-grain, threadbased model of concurrent program composition developed and used at the University of Amsterdam as a basis for designing and programming many-core chips. Its design goal was to support dynamic concurrency and hence support self-adapti ..."
Abstract - Cited by 5 (1 self) - Add to MetaCart
Abstract. The SANE Virtual Processor (SVP) is a fine-grain, threadbased model of concurrent program composition developed and used at the University of Amsterdam as a basis for designing and programming many-core chips. Its design goal was to support dynamic concurrency and hence support self

A generalized processor sharing approach to flow control in integrated services networks: The single-node case

by Abhay K. Parekh, Robert G. Gallager - IEEE/ACM TRANSACTIONS ON NETWORKING , 1993
"... The problem of allocating network resources to the users of an integrated services network is investigated in the context of rate-based flow control. The network is assumed to be a virtual circuit, connection-based packet network. We show that the use of Generalized processor Sharing (GPS), when co ..."
Abstract - Cited by 2010 (5 self) - Add to MetaCart
The problem of allocating network resources to the users of an integrated services network is investigated in the context of rate-based flow control. The network is assumed to be a virtual circuit, connection-based packet network. We show that the use of Generalized processor Sharing (GPS), when

A Virtual Processor File Interface with Automatic Mode Detection

by Jason A. Moore, Philip J. Hatcher, Michael J. Quinn
"... Parallel computing is facing a software crisis. No abstraction has been found to support programmers in developing applications with consistent high performance on a variety of parallel computers. The situation is worse with respect to parallel I/O. Parallel languages rarely specify parallel I/O con ..."
Abstract - Add to MetaCart
/O constructs, and systems provide the programmer with a very low-level interface. We present design principles for integrating I/O into languages and show how these principles are applied in a virtual-processor-oriented language. We show how machine-independent modes are used to support both high performance
Next 10 →
Results 1 - 10 of 2,220
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University