Tools
Sorted by:
Try your query at:
 |
 |
 |
 |
 |
 |
Results 1 - 10
of
896
RISC Processors’
, 1996
"... Neither the Council nor the Laboratory accept any responsibility for loss or damage arising From the use of information contained in any of their reports or in any communication about their tests or investigations. ..."
Abstract
- Add to MetaCart
Neither the Council nor the Laboratory accept any responsibility for loss or damage arising From the use of information contained in any of their reports or in any communication about their tests or investigations.
Optimisation For Vector And Risc Processors
- in Towards Teracomputing, World Scientific, River Edge, NJ
, 1998
"... Single node performance is a key issue in the optimisation of codes for massively parallel processors, especially for applications like ocean and atmospheric modelling where high parallel efficiency is easily obtained from the natural data locality. In this paper we demonstrate how specific optim ..."
Abstract
-
Cited by 2 (0 self)
- Add to MetaCart
Single node performance is a key issue in the optimisation of codes for massively parallel processors, especially for applications like ocean and atmospheric modelling where high parallel efficiency is easily obtained from the natural data locality. In this paper we demonstrate how specific
Functional Verification of Enhanced RISC Processor
"... ABSTRACT- This paper presents design and verification of a 32-bit enhanced RISC processor core having floating point computations integrated within the core, has been designed to reduce the cost and complexity. The designed 3 stage pipelined 32-bit RISC processor is based on the ARM7 processor archi ..."
Abstract
- Add to MetaCart
ABSTRACT- This paper presents design and verification of a 32-bit enhanced RISC processor core having floating point computations integrated within the core, has been designed to reduce the cost and complexity. The designed 3 stage pipelined 32-bit RISC processor is based on the ARM7 processor
Retargetable Timing Analyzer for RISC Processors
- in Proceedings of the First International Workshop on Real-Time Computing Systems and Applications
, 1994
"... The objective of this paper is to present a software tool, called retargetable timing analyzer generator (RTAG), which takes as input an architecture description and automatically generates a pipeline analyzer to resolve the portability problem. We explain our methodology for worst case execution ti ..."
Abstract
-
Cited by 1 (1 self)
- Add to MetaCart
estimates of programs is of utmost importance in real-time computing systems where the WCETs of tasks must be known a priori for scheduling purposes. In RISC processors, the execution time of a program construct (e.g., a statement) is affected by various factors such as cache hits/misses and pipeline
Architectural Design of a RISC Processor for Programmable Logic Controllers
, 1996
"... this paper, an architecture of the RISC processor for programmable ..."
Abstract
-
Cited by 2 (1 self)
- Add to MetaCart
this paper, an architecture of the RISC processor for programmable
An Accurate Worst Case Timing Analysis for RISC Processors
- IN IEEE REAL-TIME SYSTEMS SYMPOSIUM
, 1995
"... An accurate and safe estimation of a task's worst case execution time (WCET) is crucial for reasoning about the timing properties of real-time systems. In RISC processors, the execution time of a program construct (e.g., a statement) is affected by various factors such as cache hits/misses a ..."
Abstract
-
Cited by 117 (3 self)
- Add to MetaCart
An accurate and safe estimation of a task's worst case execution time (WCET) is crucial for reasoning about the timing properties of real-time systems. In RISC processors, the execution time of a program construct (e.g., a statement) is affected by various factors such as cache hits
on a 32-bit RISC Processor
"... Abstract – This paper describes the implementation of a system-on-a-programmable-chip (SOPC) development board to support computer architecture laboratories at a low cost. A commercial field-programmable gate-array (FPGA) was employed to develop our reduced-instruction-set-computer (RISC) soft proce ..."
Abstract
- Add to MetaCart
Abstract – This paper describes the implementation of a system-on-a-programmable-chip (SOPC) development board to support computer architecture laboratories at a low cost. A commercial field-programmable gate-array (FPGA) was employed to develop our reduced-instruction-set-computer (RISC) soft
Reconfigurable RISC Processor Design and Implementation
"... For any computing process we have to perform specific operations in sequence so as to operate and process the data in required sequence. The basic motto here is to design implement & evaluate the reconfigurable processor. It is uses software hardware co-design environment. This reconfigurable pr ..."
Abstract
- Add to MetaCart
For any computing process we have to perform specific operations in sequence so as to operate and process the data in required sequence. The basic motto here is to design implement & evaluate the reconfigurable processor. It is uses software hardware co-design environment. This reconfigurable
A VME RISC Processor Farm for Third Level Triggering
"... A VME RISC processor farm for third level triggering ..."
Risc Processor Based Speech Codec Implemtation For Emerging
, 2002
"... Mobile Multimedia Messaging (MMS) promises to provide a richer and versatile experience to the user along with new revenue streams for mobile service operators. MMS allows a full content range including images, audio, video and text in any combination. It delivers a location independent, total commu ..."
Abstract
-
Cited by 1 (1 self)
- Add to MetaCart
introduction if the existing capability of the RISC processor of the handset is exercised fully. Speech, an important content in MMS has traditionally been encoded and decoded on DSP processors. This paper describes the challenges and techniques of implementing speech codecs on RISC processors. The specific
Results 1 - 10
of
896
