• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 14,042
Next 10 →

Performance Tradeoffs

by Norman Hagedorn, Mark A. Hoberecht, Lawrence H. Thaller, _:. Nasa-redox Cell Stack, Norman Hagedorn, Mark A. Hoberecht, Lawrence H. Thaller , 1982
"... , _d,ADBU_'Y5 _IA4J. _,_woct (NASA)._J p ..."
Abstract - Add to MetaCart
, _d,ADBU_'Y5 _IA4J. _,_woct (NASA)._J p

Performance Tradeoffs In Multithreaded Processors

by Anant Agarwal - IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS , 1991
"... ... utilization. By maintaining multiple process contexts in hardware and switching among them in a few cycles, multithreaded processors can overlap computation with memory accesses and reduce processor idle time. This paper presents an analytical performance model for multithreaded processors th ..."
Abstract - Cited by 129 (5 self) - Add to MetaCart
... utilization. By maintaining multiple process contexts in hardware and switching among them in a few cycles, multithreaded processors can overlap computation with memory accesses and reduce processor idle time. This paper presents an analytical performance model for multithreaded processors

Area-Performance Trade-Offs . . .

by Steven Swanson, Andrew Putnam, Martha Mercaldi, Ken Michelson, Andrew Petersen, Andrew Schwerin, Mark Oskin, Susan J. Eggers
"... ... and WaveScalar, promise to address several issues facing conventional processors, including complexity, wire-delay, and performance. The basic premise of these architectures is that larger, higher-performance implementations can be constructed by replicating the basic tile across the chip. This ..."
Abstract - Add to MetaCart
. This paper explores the area-performance trade-offs when designing one such tiled architecture, WaveScalar. We use a synthesizable RTL model and cycle-level simulator to perform an area/performance pareto analysis of over 200 WaveScalar processor designs ranging in size from 19mm 2 to 378mm 2 and having a 22

Performance Trade-Off in . . .

by Kunal Vyas , Moe Kyaw Thu , 2006
"... The report is a detailed study of three main adders which are Ripple Carry Adder (RCA), Carry Select Adder (CSA), and Carry Look Ahead Adder (CLA). We implement all these adder in verilog and verify the result using ModelSim. Then we synthesized all three adders using Synopsys and analyze the circui ..."
Abstract - Add to MetaCart
the circuits in terms of performance, area and power using design optimization. All the input and output constraints are the same for the analysis of all three circuits, and we verify that the circuit after optimization is the desired circuit as we have intended to build before optimization.

Performance tradeoffs for static allocation

by Espen Jorde, Karl-andré Skevik, Vera Goebel, Thomas Plagemann
"... of zero-copy buffers ..."
Abstract - Add to MetaCart
of zero-copy buffers

Performance Tradeoffs in Multithreaded Processors

by unknown authors
"... 1 Introduction As we build larger and larger parallel machines, the proportion of processor time actually spent in useful work keeps diminishing. There are several reasons for the decreasing processor utilization. First, the cost of each memory access increases because network delays increase with s ..."
Abstract - Add to MetaCart
1 Introduction As we build larger and larger parallel machines, the proportion of processor time actually spent in useful work keeps diminishing. There are several reasons for the decreasing processor utilization. First, the cost of each memory access increases because network delays increase with system size. Higher processor clock rates will only magnify this effect. Second, as we strive for greater speed-ups in applications through fine-grain parallelism, the number of network transactions and synchronization delays also increases.

PERFORMANCE TRADEOFFS................................................................................................................................................................................5

by Alice Chan , 2001
"... ..."
Abstract - Add to MetaCart
Abstract not found

Performance tradeoffs in read-optimized databases

by Stavros Harizopoulos, Velen Liang, Daniel J. Abadi, Samuel Madden - In VLDB 2006: Proceedings of the 32nd international conference on Very large data bases , 2006
"... Database systems have traditionally optimized performance for write-intensive workloads. Recently, there has been renewed interest in architectures that optimize read performance by using column-oriented data representation and light-weight compression. This previous work has shown that under certai ..."
Abstract - Cited by 58 (14 self) - Add to MetaCart
the distinctive components of a read-optimized DBMS and describe our implementation of a high-performance query engine that can operate on both row and column-oriented data. We then use our prototype to perform an in-depth analysis of the tradeoffs between column and row-oriented architectures. We explore

Cost-Performance Tradeoff for Embedded Systems

by Julie S Fant , Robert G Pettit
"... Abstract. Software engineering requires creativity, thorough design and analysis, and sound design decisions. Design decisions often have tradeoffs and implications associated with them. Therefore, it is important that design decisions are based on sound analysis. With respect to embedded systems, ..."
Abstract - Add to MetaCart
, key drivers are often performance and cost. Thus the purpose of this paper is to describe an approach to aid in the design decision process on cost and performance tradeoffs for embedded systems. Specifically, it presents a modeldriven approach to understand and communicate the performance

Complexity/Performance Tradeoffs with Non-Blocking Loads

by Keith I. Farkas, Norman P. Jouppi , 1994
"... Non-blocking loads are a very effective technique for tolerating the cache-miss latency on data cache references. We describe several methods for implementing non-blocking loads. A range of resulting hardware complexity/performance tradeoffs are investigated using an object-code translation and inst ..."
Abstract - Cited by 88 (9 self) - Add to MetaCart
Non-blocking loads are a very effective technique for tolerating the cache-miss latency on data cache references. We describe several methods for implementing non-blocking loads. A range of resulting hardware complexity/performance tradeoffs are investigated using an object-code translation
Next 10 →
Results 1 - 10 of 14,042
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University