• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 1,248
Next 10 →

Method on Multi-core Platforms

by Changjun Hu, Yali Liu, Jianjiang Li
"... Abstract—We present a scalable spatial decomposition coloring approach to implement molecular dynamics simulations with embedded atom method (EAM) on multi-core architectures. It effectively solves parallelization of reduction operations on irregular arrays in molecular dynamics simulations. In Open ..."
Abstract - Add to MetaCart
Abstract—We present a scalable spatial decomposition coloring approach to implement molecular dynamics simulations with embedded atom method (EAM) on multi-core architectures. It effectively solves parallelization of reduction operations on irregular arrays in molecular dynamics simulations

Evaluating Multi-Core Platforms for HPC . . .

by Alexander S. van Amesfoort, Ana L. Varbanescu, Henk J. Sips, Rob V. van Nieuwpoort , 2009
"... Multi-core platforms have proven themselves able to accelerate numerous HPC applications. But programming dataintensive applications on such platforms is a hard, and not yet solved, problem. Not only do modern processors favor compute-intensive code, they also have diverse architectures and incompat ..."
Abstract - Add to MetaCart
Multi-core platforms have proven themselves able to accelerate numerous HPC applications. But programming dataintensive applications on such platforms is a hard, and not yet solved, problem. Not only do modern processors favor compute-intensive code, they also have diverse architectures

Thread Scheduling for Multi-Core Platforms

by Mohan Rajagopalan, Brian T. Lewis, Todd A. Anderson , 2007
"... As multi-core processors with tens or hundreds of cores begin to proliferate, system optimization issues once faced only by the high-performance computing (HPC) community will become important to all programmers. However, unlike with HPC, the focus of the multi-core programmer will be on programming ..."
Abstract - Cited by 10 (1 self) - Add to MetaCart
As multi-core processors with tens or hundreds of cores begin to proliferate, system optimization issues once faced only by the high-performance computing (HPC) community will become important to all programmers. However, unlike with HPC, the focus of the multi-core programmer

Suffix Array Performance Analysis for Multi-Core Platforms

by Verónica Gil-costa, Cesar Ochoa, A. Marcela Printista
"... Abstract. Performance analysis helps to understand how a particular invocation of an algorithm executes. Using the information provided by specific tools like the profiler tool Perf or the Performance Application Programming Interface (PAPI), the performance analysis process provides a bridging rela ..."
Abstract - Add to MetaCart
of the obtained performance. It requires understanding the problem being solved. In this work we evaluate the performance achieved by a suffix array over a 32-core platform.

Suffix Array Performance Analysis for Multi-Core Platforms

by Computación Y Sistemas, Verónica Ochoa, Cesar Marcela Printista, Distrito Federal México, Verónica Gil-costa, Cesar Ochoa, A. Marcela Printista
"... How to cite Complete issue More information about this article Journal's homepage in redalyc.org Scientific Information System ..."
Abstract - Add to MetaCart
How to cite Complete issue More information about this article Journal's homepage in redalyc.org Scientific Information System

Architecture-independent predictable Java for multi-core platforms

by Filip Pizlo, Lukasz Ziarek , 2008
"... Cyber-physical systems (CPS) involve embedded computing devices that interact with physical processes. CPS require a software and hardware architecture that not only delivers good performance but also good predictability. In particular, CPS software must maintain good responsiveness while using a bo ..."
Abstract - Add to MetaCart
Cyber-physical systems (CPS) involve embedded computing devices that interact with physical processes. CPS require a software and hardware architecture that not only delivers good performance but also good predictability. In particular, CPS software must maintain good responsiveness while using a bounded amount of memory, processor, and power resources. Most importantly, CPS software must be real-time; i.e. the

100+ Gbps IPv6 Packet Forwarding on Multi-Core Platforms

by Thilan Ganegedara, Viktor Prasanna
"... Abstract—The migration from IPv4 to IPv6 addressing is gradually taking place with the exhaustion of IPv4 address space. This requires the network infrastructure to have the capability to process and route IPv6 packets. However, with the increased complexity of the lookup operation and storage requi ..."
Abstract - Add to MetaCart
requirements, performing IPv6 lookup at wire-speed is challenging. In this work, we propose a high-performance IPv6 lookup engine solution for multi-core platforms that deliver state-of-the-art line card throughput rates. In order to exploit the parallelism offered on modern multi-core platforms, we propose a

Recursion-driven parallel code generation for multi-core platforms

by Rebecca L. Collins, Bharadwaj Vellore, Luca P. Carloni - In DATE’10
"... Abstract—We present Huckleberry, a tool for automatically generating parallel implementations for multi-core platforms from sequential recursive divide-and-conquer programs. The recursive programming model is a good match for parallel systems because it highlights the temporal and spatial locality o ..."
Abstract - Cited by 1 (0 self) - Add to MetaCart
Abstract—We present Huckleberry, a tool for automatically generating parallel implementations for multi-core platforms from sequential recursive divide-and-conquer programs. The recursive programming model is a good match for parallel systems because it highlights the temporal and spatial locality

Efficient Model Order Reduction of Large-Scale Systems on Multi-core Platforms

by P. Ezzatti, E. S. Quintana-ort́ı
"... Abstract We propose an efficient implementation of the Balanced Trun-cation (BT) method for model order reduction when the state-space ma-trix is symmetric (positive definite). Most of the computational effort re-quired by this method is due to the computation of matrix inverses. Two alternatives fo ..."
Abstract - Add to MetaCart
for the inversion of a symmetric positive definite matrix on multi-core platforms are studied and evaluated, the traditional approach based on the Cholesky factorization and the Gauss-Jordan elimination algorithm. Implementations of both methods have been developed and tested. Numerical experiments show

Evaluating Multi-Core Platforms for HPC Data-Intensive Kernels

by Er S. Van Amesfoort, Ana L. Varbanescu, Henk J. Sips, Rob V. Van Nieuwpoort - In CF-6: International Conference on Computing Frontiers. ACM , 2009
"... Multi-core platforms have proven themselves able to accel-erate numerous HPC applications. But programming data-intensive applications on such platforms is a hard, and not yet solved, problem. Not only do modern processors favor compute-intensive code, they also have diverse architectures and incomp ..."
Abstract - Cited by 6 (1 self) - Add to MetaCart
Multi-core platforms have proven themselves able to accel-erate numerous HPC applications. But programming data-intensive applications on such platforms is a hard, and not yet solved, problem. Not only do modern processors favor compute-intensive code, they also have diverse architectures
Next 10 →
Results 1 - 10 of 1,248
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University