• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 47
Next 10 →

Myrinet: A Gigabit-per-Second Local Area Network

by Nanette J. Boden, Danny Cohen, Robert E. Felderman, Alan E. Kulawik, Charles L. Seitz, Jakov N. Seizovic, Wen-king Su - IEEE Micro , 1995
"... Abstract. Myrinet is a new type of local-area network (LAN) based on the technology used for packet communication and switching within "massivelyparallel processors " (MPPs). Think of Myrinet as an MPP message-passing network that can span campus dimensions, rather than as a wide-a ..."
Abstract - Cited by 1011 (0 self) - Add to MetaCart
Abstract. Myrinet is a new type of local-area network (LAN) based on the technology used for packet communication and switching within "massivelyparallel processors " (MPPs). Think of Myrinet as an MPP message-passing network that can span campus dimensions, rather than as a wide

Massively-Parallel Dislocation Dynamics Simulations

by Wei Cai, Vasily V. Bulatov, Tim G. Pierce, Masato Hiratani, Maria Bartelt, Meijie Tang - In: Solid Mechanics and Its Applications , 2004
"... Abstract. Prediction of the plastic strength of single crystals based on the collective dynamics of dislocations has been a challenge for computational materials science for a number of years. The difficulty lies in the inability of the existing dislocation dynamics (DD) codes to handle a sufficient ..."
Abstract - Cited by 8 (3 self) - Add to MetaCart
sufficiently large number of dislocation lines, in order to be statistically representative and to reproduce experimentally observed microstructures. A new massively-parallel DD code is developed that is capable of modeling million-dislocation systems by employing thousands of processors. We dis

Biologically-inspired massively-parallel architectures - computing beyond a million processors

by Steve Furber, Andrew Brown - in Proc. ACSD’09 , 2009
"... The SpiNNaker project aims to develop parallel computer systems with more than a million embedded processors. The goal of the project is to support large-scale simulations of systems of spiking neurons in biological real time, an application that is highly parallel but also places very high loads on ..."
Abstract - Cited by 11 (6 self) - Add to MetaCart
The SpiNNaker project aims to develop parallel computer systems with more than a million embedded processors. The goal of the project is to support large-scale simulations of systems of spiking neurons in biological real time, an application that is highly parallel but also places very high loads

A massively-parallel SIMD processor for neural network and machine vision applications

by Michael A. Glover, W. Thomas Miller - Advances in Neural Information Processing Systems , 1994
"... This paper describes the MM32k, a massively-parallel SIMD com-puter which is easy to program, high in performance, low in cost and effective for implementing highly parallel neural network ar-chitectures. The MM32k has 32768 bit serial processing elements, each of which has 512 bits of memory, and a ..."
Abstract - Cited by 1 (0 self) - Add to MetaCart
This paper describes the MM32k, a massively-parallel SIMD com-puter which is easy to program, high in performance, low in cost and effective for implementing highly parallel neural network ar-chitectures. The MM32k has 32768 bit serial processing elements, each of which has 512 bits of memory

Binocular Disparity Calculation on a Massively-Parallel Analog Vision Processor

by Soumyajit Mandal, Bertram Shi, Piotr Dudek
"... Abstract—We studied neuromorphic models of binocular dis-parity processing and mapped them onto a vision chip containing a massively parallel analog processor array. Our goal was to make efficient use of the available hardware while preserving the fundamental computations performed by the models. We ..."
Abstract - Add to MetaCart
Abstract—We studied neuromorphic models of binocular dis-parity processing and mapped them onto a vision chip containing a massively parallel analog processor array. Our goal was to make efficient use of the available hardware while preserving the fundamental computations performed by the models

Fast Messages (FM): Efficient, Portable Communication for Workstation Clusters and Massively-Parallel Processors

by Scott Pakin, Vijay Karamcheti, Andrew A. Chien - IEEE CONCURRENCY , 1997
"... ..."
Abstract - Cited by 66 (5 self) - Add to MetaCart
Abstract not found

Self-discovery Algorithms for a Massively-Parallel Computer

by Kier J. Dugan, Jeff S. Reeve, Andrew D. Brown
"... Abstract—SpiNNaker is a biologically-inspired massively-parallel computer design that will contain over a million pro-cessors, distributed over more than 60,000 chips. The system bootstrap must discover how they are connected for the machine to enter a usable state. In this paper we describe a set o ..."
Abstract - Add to MetaCart
Abstract—SpiNNaker is a biologically-inspired massively-parallel computer design that will contain over a million pro-cessors, distributed over more than 60,000 chips. The system bootstrap must discover how they are connected for the machine to enter a usable state. In this paper we describe a set

Spinnaker: mapping neural networks onto a massively-parallel chip multiprocessor

by M. M. Khan, D. R. Lester, L. A. Plana, A. Rast, X. Jin, E. Painkras, S. B. Furber - In Neural networks, 2008. ijcnn 2008.(ieee world congress on computational intelligence). IEEE international joint conference on , 2008
"... Abstract—SpiNNaker is a novel chip – based on the ARM processor – which is designed to support large scale spiking neural networks simulations. In this paper we describe some of the features that permit SpiNNaker chips to be connected together to form scalable massively-parallel systems. Our even-tu ..."
Abstract - Cited by 35 (9 self) - Add to MetaCart
Abstract—SpiNNaker is a novel chip – based on the ARM processor – which is designed to support large scale spiking neural networks simulations. In this paper we describe some of the features that permit SpiNNaker chips to be connected together to form scalable massively-parallel systems. Our even

Distributed Configuration of MassivelyParallel Simulation on SpiNNaker Neuromorphic Hardware

by Thomas Sharp, Cameron Patterson, Steve Furber - in International Joint Conference on Neural Networks (IJCNN 2011) 2011
"... Abstract — SpiNNaker is a massively-parallel neuromorphic computing architecture designed to model very large, bio-logically plausible spiking neural networks in real-time. A SpiNNaker machine consists of up to 216 homogeneous eighteen-core multiprocessor chips, each with an on-board router which fo ..."
Abstract - Cited by 2 (0 self) - Add to MetaCart
Abstract — SpiNNaker is a massively-parallel neuromorphic computing architecture designed to model very large, bio-logically plausible spiking neural networks in real-time. A SpiNNaker machine consists of up to 216 homogeneous eighteen-core multiprocessor chips, each with an on-board router which

Uniform Random Traffic in Massively-Parallel Data-Driven Computer

by D. B. Barsky, A. V. Shafarenko , 1995
"... Uniform random traffic in a massively-parallel, data-driven computer system has been studied with a view to identifying optimal routing strategies for asynchronous computing. Network topologies were considered ranging from low-dimensional grids and tori up to a hypercube. It was shown that in the da ..."
Abstract - Cited by 1 (1 self) - Add to MetaCart
Uniform random traffic in a massively-parallel, data-driven computer system has been studied with a view to identifying optimal routing strategies for asynchronous computing. Network topologies were considered ranging from low-dimensional grids and tori up to a hypercube. It was shown
Next 10 →
Results 1 - 10 of 47
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University