Results 1  10
of
2,193
Design and Implementation of the Integer Unit Datapath of the MAP Cluster of the MMachine
, 1996
"... This thesis presents the design and implementation of the integer unit datapath found in the execution stage of the MAP cluster pipeline. It begins with a discussion of design flow and techniques before presenting the integer unit specification. Next, the integer unit architecture is developed. Fina ..."
Abstract

Cited by 1 (0 self)
 Add to MetaCart
This thesis presents the design and implementation of the integer unit datapath found in the execution stage of the MAP cluster pipeline. It begins with a discussion of design flow and techniques before presenting the integer unit specification. Next, the integer unit architecture is developed
Minimizing Energy of Integer Unit by Higher Voltage FlipFlop: VDDminAware Dual Supply Voltage Technique
"... Abstract — To achieve the most energyefficient operation, this brief presents a circuit design technique for separating the power supply voltage (VDD) of flipflops (FFs) from that of combinational circuits, called the higher voltage FF (HVFF). Although VDD scaling can reduce the energy, the minimu ..."
Abstract
 Add to MetaCart
at their VDDmin. This makes it possible to minimize the energy without power and delay penalties at the nominal supply voltage (1.2 V) as well as without FF topological difications. A 16bit integer unit with HVFF is fabricated in a 65nm CMOS process, and measurement results show that HVFF reduces the minimum
Integer Unit User’s Manual for Embedded Real time 32–bit Computer (ERC32) for SPACE Applications
, 1998
"... ..."
Integer Unit User’s Manual for Embedded Real time 32–bit Computer (ERC32) for SPACE Applications
"... ..."
Polynomial time algorithms for multicast network code construction
 IEEE TRANS. ON INFO. THY
, 2005
"... The famous maxflow mincut theorem states that a source node can send information through a network ( ) to a sink node at a rate determined by the mincut separating and. Recently, it has been shown that this rate can also be achieved for multicasting to several sinks provided that the intermediat ..."
Abstract

Cited by 316 (29 self)
 Add to MetaCart
algorithms for designing linear codes for directed acyclic graphs with edges of unit capacity. We extend these algorithms to integer capacities and to codes that are tolerant to edge failures.
INTEGER
"... details. You are advised to enclose any calls to NAG Parallel Library routines between calls to Z01AAFP and Z01ABFP. 1 Description F04EBFP calculates the solution of a set of real linear equations AX = B or A T X = B, with multiple righthand sides, using an LU factorization, where A and B are n by ..."
Abstract
 Add to MetaCart
by n and n by r matrices respectively. The routine first computes an LU factorization of A as A = PLU,wherePis a permutation matrix, L is lower triangular with unit diagonal elements and U is upper triangular. The routine uses partial pivoting, with row interchanges. An approximation to X is found
INTEGER
"... Note: before using this routine, please read the Users ’ Note for your implementation to check for implementationdependent details. You are advised to enclose any calls to NAG Parallel Library routines between calls to Z01AAFP and Z01ABFP. 1 Description F04EBFP calculates the solution of a set of r ..."
Abstract
 Add to MetaCart
of real linear equations AX = B or A T X = B, with multiple righthand sides, using an LU factorization, where A and B are n by n and n by r matrices respectively. The routine first computes an LU factorization of A as A = PLU,wherePis a permutation matrix, L is lower triangular with unit diagonal
INTEGER
"... Note: before using this routine, please read the Users ’ Note for your implementation to check for implementationdependent details. You are advised to enclose any calls to NAG Parallel Library routines between calls to Z01AAFP and Z01ABFP. 1 Description F04ECFP calculates the solution of a set of c ..."
Abstract
 Add to MetaCart
of complex linear equations AX = B, A T X = B or A H X = B, with multiple righthand sides, using an LU factorization, where A and B are n by n and n by r matrices respectively. The routine first computes an LU factorization of A as A = PLU,wherePis a permutation matrix, L is lower triangular with unit
12.7times Energy Efficiency Increase of 16bit Integer Unit by Power Supply Voltage (VDD) Scaling from 1.2V to 310mV Enabled by Contentionless FlipFlops (CLFF
 and Separated VDD between FlipFlops and Combinational Logics,” IEEE International Symp. Low Power Electronics and Design
, 2011
"... Abstract — Contentionless flipflops (CLFF’s) and separated power supply voltages (VDD) between flipflops (FF’s) and combinational logics are proposed to achieve a maximum energy efficiency operation. The proposed technologies were applied to a 16bit integer unit (IU) for media processing in a 65 ..."
Abstract

Cited by 2 (2 self)
 Add to MetaCart
Abstract — Contentionless flipflops (CLFF’s) and separated power supply voltages (VDD) between flipflops (FF’s) and combinational logics are proposed to achieve a maximum energy efficiency operation. The proposed technologies were applied to a 16bit integer unit (IU) for media processing in a
Maximum Lifetime Routing In Wireless Sensor Networks
 IEEE/ACM TRANSACTIONS ON NETWORKING
, 2000
"... Routing in powercontrolled wireless sensor networks is formulated as an optimization problem with the goal of maximizing the system lifetime. Considering that the information is delivered in the form of packets, we identified the problem as an integer programming problem. It is known that the syste ..."
Abstract

Cited by 282 (0 self)
 Add to MetaCart
Routing in powercontrolled wireless sensor networks is formulated as an optimization problem with the goal of maximizing the system lifetime. Considering that the information is delivered in the form of packets, we identified the problem as an integer programming problem. It is known
Results 1  10
of
2,193