Results 1 - 10
of
1,396
The Custom Chip/Card Design System (CCDS) is
"... a set of software applications, tied together via a common data interchange, that is used for the design, analysis, and checking of custom electronic circuits. CCDs is intended to unite the separate electrical, logical, and physical design phases into a single design process. The underlying principl ..."
Abstract
- Add to MetaCart
a set of software applications, tied together via a common data interchange, that is used for the design, analysis, and checking of custom electronic circuits. CCDs is intended to unite the separate electrical, logical, and physical design phases into a single design process. The underlying
Processing Element and Custom Chip Architecture for the BLITZEN Massively Parallel Processor
, 1987
"... This paper is an architectural specification for the processing element of a massively parallel processor. It further describes the incorporation of an array of these processing elements into a custom VLSI chip having approximately one million transistors. The report will serve as the basis for desi ..."
Abstract
- Add to MetaCart
This paper is an architectural specification for the processing element of a massively parallel processor. It further describes the incorporation of an array of these processing elements into a custom VLSI chip having approximately one million transistors. The report will serve as the basis
A CMOS Semi-Custom Chip for Mixed Signal Designs
"... Abstract—This paper describes a redesign of a Sea-of-Gates chip that was developed at Delft University of Technology more than 10 years ago, and that has extensively been used at laboratory courses since then. The main difference with the original chip is that the new one has several analog cells li ..."
Abstract
- Add to MetaCart
-to-analog converters. Similar as to the original Sea-of-Gates chip, the designer uses the OCEAN/Nelsis design system to generate two metallization layers to implement the design. Keywords — mixed-signal, semi-custom, IC, Sea-of-Gates, analog cell array.
When choice is demotivating: can one desire too much of a good thing
- Journal of Personality and Social Psychology
, 2000
"... Current psychological theory and research affirm the positive affective and motivational consequences of having personal choice. These findings have led to the popular notion that the more choice, the better--that the human ability omanage, and the human desire for, choice isunlimited. Findings from ..."
Abstract
-
Cited by 438 (12 self)
- Add to MetaCart
, choice is infinite. From classic economic theo-ries of free enterprise, to mundane marketing practices that provide customers with entire aisles devoted to potato chips or soft drinks, to important life decisions in which people contemplate alternative career options or multiple investment opportunities
The design of Postgres
- In Proceedings of the SIGMOD Conference
, 1986
"... This paper presents the preliminary design of a new database management system, called POSTGRES, that is the successor to the INGRES relational database system. The main design goals of the new system are to: 1) provide better support for complex objects, 2) provide user extendibility for data types ..."
Abstract
-
Cited by 431 (23 self)
- Add to MetaCart
of multiple tightly-coupled processors, and custom designed VLSI chips, and 6) make as few changes as possible (preferably none) to the relational model. The paper describes the query language, programming langauge interface, system architecture, query processing strategy, and storage system for the new
A Hardware Realisation Of A Block-Based Disparity Estimator On A Cmos Sea-Of-Gates Semi-Custom Chip
, 1995
"... In this paper we describe a first hardware realisation of a block-based disparity estimator which is suitable for real time applications with video speed. Since the quality of the calculated raw disparity fields will be rather poor, postprocessing steps are needed, but this is considered as a separa ..."
Abstract
- Add to MetaCart
separate step. The circuit is implemented as an Application Specific Integrated Circuit (ASIC) on a CMOS Sea-of-Gates (SoG) semi-custom chip. The image of the SoG-chip has been developed at Delft University of Technology (DUT) and the chip is metallized at the DUT processing facility DIMES. The objectives
North-Holland MOVAL: A FRAMEWORK FOR TURNING DIGITAL SIGNAL PROCESSING ALGORITHMS INTO CUSTOM CHIPS
, 1985
"... Abstract. A framework supported by a set of tools for turning digital signal processing algorithms into custom chips is proposed. The framework, called MOVAL, integrates analysis, layout synthesis and validation and is based on a structured top-down design methodology covering seven succinct abstrac ..."
Abstract
- Add to MetaCart
Abstract. A framework supported by a set of tools for turning digital signal processing algorithms into custom chips is proposed. The framework, called MOVAL, integrates analysis, layout synthesis and validation and is based on a structured top-down design methodology covering seven succinct
An Application of a Service-oriented System to Support ArrayAnnotation in Custom Chip Design for Epigenomic Analysis ORIGINAL RESEARCH
"... Abstract: We present the implementation of an application using caGrid, which is the service-oriented Grid software infrastructure of the NCI cancer Biomedical Informatics Grid (caBIG TM), to support design and analysis of custom microarray experiments in the study of epigenetic alterations in cance ..."
Abstract
- Add to MetaCart
Abstract: We present the implementation of an application using caGrid, which is the service-oriented Grid software infrastructure of the NCI cancer Biomedical Informatics Grid (caBIG TM), to support design and analysis of custom microarray experiments in the study of epigenetic alterations
The Stanford FLASH multiprocessor
- In Proceedings of the 21st International Symposium on Computer Architecture
, 1994
"... The FLASH multiprocessor efficiently integrates support for cache-coherent shared memory and high-performance message passing, while minimizing both hardware and software overhead. Each node in FLASH contains a microprocessor, a portion of the machine’s global memory, a port to the interconnection n ..."
Abstract
-
Cited by 349 (20 self)
- Add to MetaCart
network, an I/O interface, and a custom node controller called MAGIC. The MAGIC chip handles all communication both within the node and among nodes, using hardwired data paths for efficient data movement and a programmable processor optimized for executing protocol operations. The use of the protocol
A Network on Chip Architecture and Design Methodology
- In IEEE Computer Society Annual Symposium on VLSI
, 2002
"... We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NOC), includes both the architecture and the design methodology. The NOC architecture is a m × n mesh of switches and resou ..."
Abstract
-
Cited by 212 (21 self)
- Add to MetaCart
We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NOC), includes both the architecture and the design methodology. The NOC architecture is a m × n mesh of switches
Results 1 - 10
of
1,396