• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 11 - 20 of 3,679
Next 10 →

CBASeRA: A Compiler Based Approach towards Semantic Requirements Analysis

by Atifa Rafique, Kashif Ayub, Muhammad Ilyas, Josef Kueng
"... Requirements Engineering (RE) becomes one of an important aspect in Software Development Life Cycle (SDLC). To improve the overall process of requirements engineering, different techniques, models and practices are available. Semantic based requirements analysis and verification is one of the techni ..."
Abstract - Add to MetaCart
of the techniques to improve the overall quality of software. A new methodology is proposed for semantic based requirement analysis and verification which practices compiler based approach. Lexical Analyzer highlights ontologies from each requirement specification, described in natural language. During Ontologies

A Compiler-Based Approach for Dynamically Managing Scratch-Pad Memories in Embedded Systems

by Mahmut K, Associate Member, J. Ramanujam, Mary Jane Irwin, N. Vijaykrishnan, Associate Member, Ismail Kadayif, Amisha Parikh
"... Abstract—Optimizations aimed at improving the efficiency of on-chip memories in embedded systems are extremely important. Using a suitable combination of program transformations and memory design space exploration aimed at enhancing data locality enables significant reductions in effective memory ac ..."
Abstract - Add to MetaCart
access latencies. While numerous compiler optimizations have been proposed to improve cache performance, there are relatively few techniques that focus on software-managed on-chip memories. It is well-known that software-managed memories are important in real-time embedded environments with hard

Compiler-based vs. Hardware-based Power Gating Techniques for Functional Units

by Yen-hsiang Fang, Yuan-shin Hwang, Yi-ping You, Jenq-kuen Lee
"... Abstract—Reducing leakage power of embed-ded systems is essential as it constitutes an in-creasing fraction of the total power consumption in modern embedded processors. Power gating of functional units has been proved to be an effective technique to reduce leakage, and its various implementations c ..."
Abstract - Add to MetaCart
can be categorized into compiler-based and hardware-based approaches. Hardware-only designs rely on specific circuits and microarchitectural designs to monitor in-struction executions to determine when to power-gate functional units, whereas compiler-based methods attempt to exploit global information

Dynamic taint analysis for automatic detection, analysis, and signature generation of exploits on commodity software

by James Newsome, Dawn Song - In Network and Distributed Systems Security Symposium , 2005
"... Software vulnerabilities have had a devastating effect on the Internet. Worms such as CodeRed and Slammer can compromise hundreds of thousands of hosts within hours or even minutes, and cause millions of dollars of damage [32, 51]. To successfully combat these fast automatic Internet attacks, we nee ..."
Abstract - Cited by 647 (32 self) - Add to MetaCart
need fast automatic attack detection and filtering mechanisms. In this paper we propose dynamic taint analysis for automatic detection and analysis of overwrite attacks, which include most types of exploits. This approach does not need source code or special compilation for the monitored program

Composable memory transactions

by Tim Harris, Mark Plesko, Avraham Shinnar, David Tarditi - In Symposium on Principles and Practice of Parallel Programming (PPoPP , 2005
"... Atomic blocks allow programmers to delimit sections of code as ‘atomic’, leaving the language’s implementation to enforce atomicity. Existing work has shown how to implement atomic blocks over word-based transactional memory that provides scalable multiprocessor performance without requiring changes ..."
Abstract - Cited by 509 (43 self) - Add to MetaCart
leaving the block. This paper takes a four-pronged approach to improving performance: (1) we introduce a new ‘direct access ’ implementation that avoids searching thread-private logs, (2) we develop compiler optimizations to reduce the amount of logging (e.g. when a thread accesses the same data

The synchronous approach to reactive and real-time systems

by Albert Benveniste, Gerard Berry - Proceedings of the IEEE , 1991
"... This special issue is devoted to the synchronous approach to reactive and real-time programming. This introductory paper presents and discusses the application fields and the principles of synchronous programming. The major concern of the synchronous approach is to base synchronous programming langu ..."
Abstract - Cited by 436 (15 self) - Add to MetaCart
This special issue is devoted to the synchronous approach to reactive and real-time programming. This introductory paper presents and discusses the application fields and the principles of synchronous programming. The major concern of the synchronous approach is to base synchronous programming

Compiler-Directed Power Density Reduction in

by Noc-Based Multi-Core Designs, Sri Hari, Krishna Narayanan, Mahmut K, Ozcan Ozturk - In Proceedings of International Symposium on Quality Electronic Design , 2006
"... This paper proposes a compiler-based approach that balances the computational workload across the processors of an NoC based chip multiprocessor such that the chances of experiencing a thermal emergency at runtime are reduced. Our results show that the proposed approach cuts the number of runtime ..."
Abstract - Add to MetaCart
This paper proposes a compiler-based approach that balances the computational workload across the processors of an NoC based chip multiprocessor such that the chances of experiencing a thermal emergency at runtime are reduced. Our results show that the proposed approach cuts the number

A compiler-based communication analysis approach for multiprocessor systems

by Shuyi Shao, Alexk. Jones, Rami Melhem - In International Parallel and Distributed Processing Symposium , 2006
"... In this paper we describe a compiler framework which can identify communication patterns for MPIbased parallel applications. This has the potential of providing significant performance benefits when connections can be established in the network prior to the actual communication operation. Our compil ..."
Abstract - Cited by 11 (2 self) - Add to MetaCart
In this paper we describe a compiler framework which can identify communication patterns for MPIbased parallel applications. This has the potential of providing significant performance benefits when connections can be established in the network prior to the actual communication operation. Our

Compiler-Based I/O Prefetching for Out-of-Core Applications

by Angela Demke Brown, Todd C. Mowry, Orran Krieger , 2001
"... this paper, we propose and evaluate a fully automatic technique which liberates the programmer from this task, provides high performance, and requires only minimal changes to current operating systems. In our schemethe compiler provides the crucial information on future access patterns without burde ..."
Abstract - Cited by 42 (1 self) - Add to MetaCart
this paper, we propose and evaluate a fully automatic technique which liberates the programmer from this task, provides high performance, and requires only minimal changes to current operating systems. In our schemethe compiler provides the crucial information on future access patterns without

A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms

by Greg Stitt, Frank Vahid - Design and Test Europe Conference (DATE , 2005
"... In this paper, we present a software compilation approach for microprocessor/FPGA platforms that partitions a software binary onto custom hardware implemented in the FPGA. Our approach imposes less restrictions on software tool flow than previous compiler approaches, allowing software designers to u ..."
Abstract - Cited by 6 (2 self) - Add to MetaCart
to use any software language and compiler. Our approach uses a back-end partitioning tool that utilizes decompilation techniques to recover important high-level information, resulting in performance comparable to high-level compiler-based approaches. 1.
Next 10 →
Results 11 - 20 of 3,679
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University