High performance is a critical requirement to all microprocessors manufacturers. In this paper we describe the performance scaling trends in AMD Opteron 2000+ and AMD Opteron 8000+ series processors. The micro architecture of these processors is implemented using the basis of a new family

property rights are granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness

in this language, consisting of a translator to the ACL2 logical programming language and a methodology for verifying properties of the resulting programs using the ACL2 prover. As an illustration, we present a proof of IEEE compliance of the floating-point adder of the AMD Athlon processor. 1 Introduction

-oriented databases. In this paper, we characterize the performance of the TPC-H benchmark for a popular column-oriented database called MonetDB running on a dual-core AMD Athlon machine. Specifically, we measure the performance of key microarchitectural components and provide very detailed analysis of the execution

Abstract Modern computer architectures are equipped with various acceleration techniques to bridge the increasing speed gap between the processor and the peripheral units. These techniques present a twofold problem for worst case execution time analysis. One problem is the complexity of the acceleration techniques itself which almost completely inhibts the exact modeling of the techniques in a simulator. The second problem is the non disclosure policy of the processor vendors. The information about the processor details is scattered in various documents and patents or not available at all. The report summarizes the available information which is relevant for the design of real-time systems and the estimation of the worst case execution time.

Modern computer architectures are equipped with various acceleration techniques to bridge the increasing speed gap between the processor and the peripheral units. These techniques present a twofold problem for worst case execution time analysis. One problem is the complexity of the acceleration techniques itself which almost completely inhibts the exact modeling of the techniques in a simulator. The second problem is the non disclosure policy of the processor vendors. The information about the processor details is scattered in various documents and patents or not available at all. The report summarizes the available information which is relevant for the design of real--time systems and the estimation of the worst case execution time. i ii Contents 1

1.3V to 2.05V in 50mV Steps and from 2.1V to 3.5V

AMD, the AMD Arrow logo, AMD Athlon, AMD Opteron and combinations thereof, and 3DNow! are trademarks of

Version 4.1.0 Copyright c ○ 2003-2008 Advanced Micro Devices, Inc., Numerical Algorithms Group Ltd. AMD, the AMD Arrow logo, AMD Opteron, AMD Athlon and combinations thereof are

Version 4.2.0 Copyright c ○ 2003-2008 Advanced Micro Devices, Inc., Numerical Algorithms Group Ltd. AMD, the AMD Arrow logo, AMD Opteron, AMD Athlon and combinations thereof are