Tools
Sorted by:
Try your query at:
 |
 |
 |
 |
 |
 |
Results 1 - 10
of
100,397
Table 4. Frequency of Buy (Trust) and Ship (Trustworthy) Decisions
Table 4. Frequency of Buy (Trust) and Ship (Trustworthy) Decisions
Table 1: The ARM Instruction Classes.
2002
"... In PAGE 8: ... 4.3 Instruction Classes The architecture has eight principle instruction classes: see Table1 . Instruction codes that do not correspond with a valid instruction form the undefined instruction class.... In PAGE 8: ...xception. In the ARM architecture, all instructions are conditionally executed at run time. In- structions that are not executed constitute the dynamic class of unexecuted instructions. All of the instructions listed in Table1 are potentially members of this class. Data processing instructions are used to perform logical and arithmetic operations, and data transfer instructions are used to transfer data between registers and memory.... In PAGE 22: ... The pipeline states for this example are shown in Table 10. The true ARM6 behaviour is shown in Table1 0(a) and this can be contrasted with Table 10(b) which shows the data forwarding be- haviour. Example 4.... In PAGE 24: ... State \ Cycle 0 1 2 3 4 5 6 7 8 9 10 11 pipea,pipeaval b,T c,T c,T c,T d,T e,T e,T [f],T [f],T f,T [e],T g,T pipeb,pipebval b,T b,T b,T c,T d,T d,T d,T d,T [f],T [f],T [e],T g,T ireg,iregval a,T a,T a,T b,T c,T c,T c,T c,T d,T d,T f,T [e],T ointstart F F F F F F F F F F F F onewinst T F F T T F F F T F T T opipebll T F F T T F F F T F T T nxtic ldr ldr ldr data proc swp swp swp swp str str data proc data proc nxtis t3 t4 t5 t3 t3 t4 t5 t6 t3 t4 t3 t3 (b) With data forwarding. Table1 0: The pipeline behaviour for Example 3. State \ Cycle 0 1 2 3 4 5 6 pipea,pipeaval b,T c,T c,T c,T d,T d,T e,T pipeb,pipebval b,T b,T b,T c,T c,T d,T e,T ireg,iregval a,T a,T a,T b,T b,T c,T d,T ointstart F F F F F F F onewinst T F F T F T T opipebll T F F T F T T nxtic ldr ldr ldr str str data proc data proc nxtis t3 t4 t5 t3 t4 t3 t3 (a) Actual ARM6 behaviour.... In PAGE 24: ... State \ Cycle 0 1 2 3 4 5 6 7 pipea,pipeaval b,T c,T c,T c,T d,T d,T d,T e,T pipeb,pipebval b,T b,T b,T c,T c,T e,T d,T e,T ireg,iregval a,T a,T a,T b,T b,T c,F e,T d,T ointstart F F F F F F F F onewinst T F F T F T T T opipebll T F F T F T T T nxtic ldr ldr ldr str str data proc data proc data proc nxtis t3 t4 t5 t3 t4 t3 t3 t3 (b) With data forwarding. Table1 1: The pipeline behaviour for Example 4.... In PAGE 26: ... PIPESTATIREGWRITE Controls the IREGVAL latch update. Table1 2: Functions used to specify the pipeline control. specification is far less abstract but one of the objectives of his work was to provide formal, high fidelity models.... ..."
Table 3: ARM710a based uni-processor system specifications
Table 3: VHDL specification and synthesis of each block in the system architecture.
2004
"... In PAGE 10: ...able 2: Components used for this design and associated costs....................................... 36 Table3 : VHDL specification and synthesis of each block in the system architecture.... In PAGE 59: ...1 SP2, was used to synthesize the different blocks in the system architecture. Table3 shows the number of VHDL lines of code written to specify the functionality of each block, the number of LEs needed to implement each block in the FLEX chip, and the ratio of the implementation LEs to the available LEs in the actual device. The device utilization is also given as a reference.... ..."
Table 1: Sensor Arm Specifications
2001
Cited by 1
Table 2 Specifications of the haptic arm
Results 1 - 10
of
100,397
