• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 4,065
Next 10 →

Transactor-based Prototyping of Heterogeneous Multiprocessor System-On-Chip Architectures

by Vahid Lari, Frank Hannig, Jürgen Teich
"... www12.cs.fau.de We present the prototyping of a heterogeneous multiprocessor system-on-chip (MPSoC) design, which consists of general purpose RISC processors as well as novel accelerators in form of tightly-coupled processor arrays (TCPA). In general, TCPAs are well suited to accelerate numerous com ..."
Abstract - Add to MetaCart
www12.cs.fau.de We present the prototyping of a heterogeneous multiprocessor system-on-chip (MPSoC) design, which consists of general purpose RISC processors as well as novel accelerators in form of tightly-coupled processor arrays (TCPA). In general, TCPAs are well suited to accelerate numerous

Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip

by Damien Lyonnard, Sungjoo Yoo, Amer Baghdadi, Ahmed A. Jerraya - Proc. of DAC 2001 , 2001
"... We present a design flow for the generation of application-specific multiprocessor architectures. In the flow, architectural parameters are first extracted from a high-level system specification. Parameters are used to instantiate architectural components, such as processors, memory modules and comm ..."
Abstract - Cited by 59 (12 self) - Add to MetaCart
We present a design flow for the generation of application-specific multiprocessor architectures. In the flow, architectural parameters are first extracted from a high-level system specification. Parameters are used to instantiate architectural components, such as processors, memory modules

Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip

by Akash Kumar, Bart Mesman, Bart Theelen, Henk Corporaal
"... Increasingly more MPSoC platforms are being developed to meet the rising demands from concurrently executing applications. These systems are often heterogeneous with the use of dedicated IP blocks and application domain specific processors. While there is a host of research done to provide good perf ..."
Abstract - Cited by 9 (3 self) - Add to MetaCart
Increasingly more MPSoC platforms are being developed to meet the rising demands from concurrently executing applications. These systems are often heterogeneous with the use of dedicated IP blocks and application domain specific processors. While there is a host of research done to provide good

Application-Specific Multiprocessor . . .

by A. A. Jerraya, A. Baghdadi, W. Cesario, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, Josfi Fouii, Ahmed Amine Jerraya, Amer Baghdadi, Er Cesfirio, Lovic Gauthier, Damien Lyonnard, Gabriela Nicolescu, Yanick Paviot, Sungjoo Yoo, Ahmed Jerrayaimag. Fr
"... It often happens that designers have to integrate different instruction-set processors on a single chip. Typical applications are wireless, image processing, xDSL, network and game processors. This paper deals with the three main problems that make the design of application-specific heterogeneous mu ..."
Abstract - Cited by 126 (5 self) - Add to MetaCart
multiprocessor Systems-on-Chip very hard and expensive: higher level specification; software support packages design; on-chip HW/SW communication design.

8.2 Automatic Scenario Detection for Improved WCET Estimation

by Stefan Valentin Gheorghita, Er Stuijk, Twan Basten, Henk Corporaal
"... Modern embedded applications usually have real-time constraints and they are implemented using heterogeneous multiprocessor systems-on-chip. Dimensioning a system requires accurate estimations of the worst-case execution time (WCET). Overestimation leads to over-dimensioning. This paper introduces a ..."
Abstract - Add to MetaCart
Modern embedded applications usually have real-time constraints and they are implemented using heterogeneous multiprocessor systems-on-chip. Dimensioning a system requires accurate estimations of the worst-case execution time (WCET). Overestimation leads to over-dimensioning. This paper introduces

ABSTRACT Automatic Scenario Detection for Improved WCET Estimation

by Stefan Valentin Gheorghita, Er Stuijk, Twan Basten, Henk Corporaal
"... Modern embedded applications usually have real-time constraints and they are implemented using heterogeneous multiprocessor systems-on-chip. Dimensioning a system requires accurate estimations of the worst-case execution time (WCET). Overestimation leads to over-dimensioning. This paper introduces a ..."
Abstract - Add to MetaCart
Modern embedded applications usually have real-time constraints and they are implemented using heterogeneous multiprocessor systems-on-chip. Dimensioning a system requires accurate estimations of the worst-case execution time (WCET). Overestimation leads to over-dimensioning. This paper introduces

SING: A Multiprocessor System-on-Chip Design and System Generation Tool

by Marc Branchaud, Daniel Shapiro, Vishal Thareja, Srivatsan Vijayakumar, Miodrag Bolic
"... Increasingly complex embedded systems are being designed onto single chip systems that contain multiple parallel processing elements and memories. The design and implementation of these multiprocessor on-chip architectures is time consuming, delaying the time to market. Manual hardware design is als ..."
Abstract - Add to MetaCart
is also error-prone, requiring careful verification and further delaying the time to market. In order to solve the aforementioned problems, an open source VHDL generation tool called SING was created to design and implement heterogeneous multiprocessor system-on-chip designs. The requirements for the tool

Hybrid dynamic energy and thermal management in heterogeneous embedded multiprocessor socs

by Shervin Sharifi, Ayse Kivilcim, Coskun Tajana, Simunic Rosing - In Proceedings of the 2010 Asia and South Pacific Design Automation Conference, ASPDAC , 2010
"... ABSTRACT- Heterogeneous multiprocessor system-on-chips (MPSoCs) which consist of cores with various power and performance characteristics can customize their configuration to achieve higher performance per Watt. On the other hand, inherent imbalance in power densities across MPSoCs leads to non-unif ..."
Abstract - Cited by 8 (3 self) - Add to MetaCart
ABSTRACT- Heterogeneous multiprocessor system-on-chips (MPSoCs) which consist of cores with various power and performance characteristics can customize their configuration to achieve higher performance per Watt. On the other hand, inherent imbalance in power densities across MPSoCs leads to non

Configuration and Programming of Heterogeneous Multiprocessors on a Multi-FPGA System Using TMDMPI

by Manuel Saldaña, Daniel Nunes, Emanuel Ramalho, Paul Chow - In In the Proceedings of the 3rd International Conference on Reconfigurable Computing and FPGAs., San Luis Pototsi , 2006
"... Recent research has shown that FPGAs have true potential to speedup demanding applications even further than what state-of-the art superscalar processors can do. The penalty is the loss of generality in the architecture, but reconfigurability of FPGAs allows them to be reprogrammed for other applica ..."
Abstract - Cited by 6 (2 self) - Add to MetaCart
Multiprocessor Systems-on-Chip on FPGAs. Hardware engines are also included into the multiprocessor system by using a message passing engine, which encapsulates the TMD-MPI functionality in hardware, to enable the communication between hardware engines and embedded processors. We test the functionality

Esl power and performance estimation for heterogeneous mpsocs using systemc

by Rafael Rosales, Ralph Hasholzner, Christian Haubelt - In Forum on Specification and Design Languages (FDL , 2011
"... In this paper, we propose a top-down power and performance estimation methodology for heterogeneous multiprocessor systems-on-chip. The proposed approach is applicable at the Electronic System Level (ESL). Thus, power and perfor-mance estimation can be applied in very early design phases. By strictl ..."
Abstract - Cited by 6 (3 self) - Add to MetaCart
In this paper, we propose a top-down power and performance estimation methodology for heterogeneous multiprocessor systems-on-chip. The proposed approach is applicable at the Electronic System Level (ESL). Thus, power and perfor-mance estimation can be applied in very early design phases
Next 10 →
Results 1 - 10 of 4,065
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University