See this document in CiteSeerX!

Instruction Scheduling and Executable Editing (1996)  (Make Corrections)  (14 citations)
Eric Schnarr, James R. Larus
International Symposium on Microarchitecture



  Home/Search   Context   Related

Links:   ACM   DBLP

 
View or download:
wisc.edu/wwt/wcsss96_eel.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  wisc.edu/~wwt/wwt_papers (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: this paper are preliminary and may change slightly in later versions. 2 putting instrumentation instructions in previously unused processor cycles. Instrumentation code that executes in unused cycles is effectively hidden. Program instrumentation has been used for many purposes, including performance measurement, computer architecture simulations, and software fault isolation and error detection. Although direct instrumentation typically incurs lower cost than alternative approaches, the... (Update)

Cited by:   More
iWatcher: Efficient Architectural Support for Software.. - Zhou, Qin, Liu, Zhou.. (2004)   (Correct)
High-Performance Frontends for Trace Processors - Jacobson (1999)   (Correct)

Similar documents (at the sentence level):
42.8%:   Instruction Scheduling and Executable Editing - Schnarr, Larus (1996)   (Correct)

Active bibliography (related documents):   More   All
0.2:   Instruction Path Coprocessors - Chou, Shen (2000)   (Correct)
0.2:   Tools and Techniques for Memory System Design and Analysis - Lebeck (1995)   (Correct)
0.2:   Active Memory: A New Abstraction for Memory-System Simulation - Lebeck, Wood (1995)   (Correct)

Similar documents based on text:   More   All
0.4:   Rewriting Executable Files to Measure Program Behavior - Larus, Ball (1994)   (Correct)
0.3:   Sim-alpha: a Validated, Execution-Driven Alpha 21264.. - Rajagopalan Desikan Doug (2001)   (Correct)
0.2:   Bytecode Instrumentation as an Aid in Understanding the Behavior .. - Lee, Zorn (1997)   (Correct)

Related documents from co-citation:   More   All
8:   EEL: Machine-independent executable editing (context) - Larus, Schnarr - 1995
7:   ATOM: A System for Building Customized Program Analysis Tools (context) - Srivastava, Eustace - 1994
5:   Multiscalar processors - Sohi, Breach et al. - 1995

BibTeX entry:   (Update)

E. Schnarr and J. R. Larus. Instruction scheduling and executable editing. In Proc. of the 29th Annual International Symposium on Microarchitecture MICRO-29, pages 288--297, Paris, France, Dec. 1996. INRIA Analysis of assembler code 33 http://citeseer.ist.psu.edu/schnarr96instruction.html   More

@inproceedings{ schnarr96instruction,
    author = "Eric Schnarr and James R. Larus",
    title = "Instruction Scheduling and Executable Editing",
    booktitle = "International Symposium on Microarchitecture",
    pages = "288-297",
    year = "1996",
    url = "citeseer.ist.psu.edu/schnarr96instruction.html" }
Citations (may not include all citations):
367   Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1990
171   EEL: Machine-Independent Executable Editing (context) - Larus, Schnarr - 1995
130   Optimally Profiling and Tracing Programs - Ball, Larus - 1994  ACM   DBLP
64   Efficient Program Tracing (context) - Larus - 1993  ACM   DBLP
49   Uses Decoupled Superscalar Design (context) - Gwennap - 1995
39   Characterization of the Alpha AXP Performance Using TP and S.. (context) - Cvetanovic, Bhandarkar - 1994
39   Balanced Scheduling: Instruction Scheduling When Memory Late.. - Kerns, Eggers - 1993  DBLP
24   Active Memory: A New Abstraction for Memory-System Simulatio.. - Lebeck, Wood - 1995  DBLP
21   A Machine Description Language for Compilation - Gyllenhaal - 1994
17   Performance Evaluation of the PowerPC 620 Microarchitecture (context) - Diep, Nelson et al. - 1995  ACM   DBLP
15   SPARC RISC User's Guide: hyperSPARC Edition (context) - Technology - 1993
14   UltraSPARC-I User's Manual (context) - Microsystems - 1995
13   Efficient Run-time Monitoring Using Shadow Processing - Patil, Fischer - 1995  DBLP
7   SuperSPARC User's Guide (context) - Instruments - 1993
6   Detecting Pipeline Structural Hazards Quickly - Proebsting, Fraser - 1994  ACM   DBLP
4   Exploitation of Instruction-Level Parallelism for Detection .. (context) - Schuette - 1991  ACM



The graph only includes citing articles where the year of publication is known.


Documents on the same site (http://www.cs.wisc.edu/~wwt/wwt_papers.html):   More
Cache-Conscious Structure Definition - Chilimbi, Davidson, Larus (1999)   (Correct)
Improving Data-flow Analysis with Path Profiles - Ammons (1998)   (Correct)
HPF on Fine-Grain Distributed Shared Memory: Early Experience - Chandra, Larus (1996)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC