Glenn Reinman, Brad Calder, Todd Austin  Home/Search
Context Related
| ucsd.edu/users/cald...MICRO99FDP.ps.Z ucsd.edu/~calder/pap...MICRO99FDP.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ucsd.edu/users/cal...MICRO99FDP (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Instruction supply is a crucial component of processor performance. Instruction prefetching has been proposed as a mechanism to help reduce instruction cache misses, which in turn can help increase instruction supply to the processor. In this paper we examine a new instruction prefetch architecture called Fetch Directed Prefetching, and compare it to the performance of next-line prefetching and streaming buffers. This architecture uses a decoupled branch predictor and instruction cache, so the... (Update)
Similar documents based on text: More All
1.0: Optimizations Enabled by a Decoupled Front-End Architecture - Reinman, Calder, Austin (2001) (Correct)
0.4: High Performance and Energy Efficient Serial Prefetch.. - Reinman, Calder, Austin (2002) (Correct)
0.2: Using a Serial Cache for Energy Efficient Instruction Fetching - Reinman, Calder (Correct)
BibTeX entry: (Update)
G. Reinman, B. Calder, T. Austin "Fetch Directed Instruction Prefetching," Proceedings of the 32nd Annual Int'l Symposium on Microarchitecture, November 1999, pp. 16-27. http://citeseer.ist.psu.edu/reinman99fetch.html More
@inproceedings{ reinman99fetch,
author = "Glenn Reinman and Brad Calder and Todd M. Austin",
title = "Fetch Directed Instruction Prefetching",
booktitle = "International Symposium on Microarchitecture",
pages = "16-27",
year = "1999",
url = "citeseer.ist.psu.edu/reinman99fetch.html" }
Citations (may not include all citations):443 Improving direct-mapped cache performance by the addition of.. - Jouppi - 1990
183 Profile guided code positioning (context) - Pettis, Hansen - 1990
137 Lockup-free instruction fetch/prefetch cache organization (context) - Kroft - 1981
107 Technical Report CS-TR (context) - Burger, Austin et al. - 1997
104 Prefetching using markov predictors - Joseph, Grunwald - 1997
90 Reducing memory latency via non-blocking and prefetching cac.. - Chen, Baer - 1992
87 Computing Surveys (context) - Smith - 1982
40 Multiple-block ahead branch predictors - Seznec, Jourdan et al. - 1996
37 Procedure merging with instruction caches - McFarling - 1991
36 performance tradeoffs with non-blocking loads (context) - Farkas, Jouppi - 1994
34 Digital Equipment Corporation (context) - McFarling, predictors et al. - 1993
34 Prefetching in supercomputer instruction caches (context) - Smith, Hsu - 1992
30 Wrong-path instruction prefetching - Pierce, Mudge - 1996
30 A scalable front-end architecture for fast instruction deliv.. - Reinman, Austin et al. - 1999
23 The time varying behavior of programs - Sherwood, Calder - 1999
[Article contains additional citations not shown here]
The graph only includes citing articles where the year of publication is known.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC