MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  Probabilistic Parallel Prefix Computation

Download:
pdf
by J. H. Reif
http://www.cs.duke.edu/~reif/paper/prefix.pdf
Add To MetaCart

Abstract:

Abstract-Given inputs ~1,..., z,,, which are independent identically distributed random vari-ables over a domain D, and an associative operation o, the probabilistic prej?x computation problem is to compute the product ~1 o x2 o... o xn and its n- 1 prefixes. Instances of this problem are finite state transductions on random inputs, the addition or subtraction of two random n-bit binary numbers, and the multiplication or division of a random n-bit binary number by a constant. The best known constant fan-in circuits for these arithmetic operations had logarithmic depth, linear size, and produce no errors. Furthermore, matching lower bounds for depth and size (up to constant factors between the upper and lower bounds) had previously been obtained for the case of constant fan-in circuits with no errors. We give arithmetic circuits for probabilistic prefix computation, which for these random arithmetic operations have constant fan-in, linear size, O(log log n) depth, but error probability less than nMa for any given (Y> 0. For any constant fan-in circuits computing these random arithmetic operations with error probability n-“, we prove the circuit depth must be bounded from below by R(log log n). Hence, we conclude our circuits have asymptotically optimal depth among circuits with error probability nmQ. We also give error-free circuits for these random arithmetic operations with constant fan-in at all nodes but one, linear size, and O(log log n) expected delay for their parallel evaluation. 1.

Citations

222 Parallel prefix computation – Ladner, Fischer - 1980
66 The Complexity of Computing – Savage - 1987
55 Preliminary discussion of the logical design of an electronic computing instrument – Burks, Goldstine, et al. - 1963
32 Unbounded fan-in circuits and associative functions – Chandra, Fortune, et al. - 1985
26 Sequential Machines and Automata Theory – Booth - 1967
26 On the algorithmic complexity of discrete functions – Ofman - 1963
14 New bounds for parallel prefix circuits – Fich - 1983
13 On the Time Required to Perform Addition – Winograd - 1965
10 On the addition of binary numbers – Brent - 1970
5 Asymptotic estimation of addition time of a parallel adder – Krapchenko - 1970
4 Skip techniques for high-speed carry-propagation in binary arithmetic units – Lehman, Burla - 1961
3 Fast high-accuracy binary parallel addition – Hendrickson - 1960
3 Parallel Addition in Digital Computers: A New Fast "Carry – Kilburn, Edwards, et al. - 1959
3 An introduction to Boolean function complexity, Societe Math. de France Asterisque – Paterson - 1976
1 The determination of carry propagation length for binary addition – Reifwiesner - 1960
1 Fast carry logic for digital computers, IRE fins – Gilchrist, Pomerene, et al. - 1955
1 A parallel arithmetic unit using a saturated-transistor fast-carry circuit – Kilburn, Edwards, et al. - 1960
1 A note on the simultaneous carry generation system for high-speed adders., IRE nuns – Lehman, Burla - 1960