Parthasarathy Ranganathan, Kourosh Gharachorloo, Sarita V. Adve, Luiz Andre Barroso  Home/Search
Context Related
Links: ACM DBLP | digital.com/wrl/projects/...asplos98.ps rice.edu/~parthas/publi...asplos98.ps.Z digital.com/pub/Di...WRLTR98.11.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF Problem Downloading? From: digital.com/wrl/projects/...index (more) From: rice.edu/~parthas/publications... (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Database applications such as online transaction processing (OLTP) and decision support systems (DSS) constitute the largest and fastest-growing segment of the market for multiprocessor servers. However, most current system designs have been optimized to perform well on scientific and engineering workloads. Given the radically different behavior of database workloads (especially OLTP), it is important to re-evaluate key system design decisions in the context of this important class of... (Update)
Context of citations to this paper: More
.... of multiprocessor servers, since many of these workloads exhibit high cache miss rates and a large fraction of cache to cache misses [5, 18, 30]. One emerging approach for improving this latency bandwidth trade off is destination set prediction. Multicast Snooping [7] reduces...
.... Rice University considered the memory and processor performance of large decision support systems, among other workloads [Barroso98, Ranganathan98]. The authors conclude that I O performance is not the primary determinant of large system performance, as improvements in disk...
Cited by: More
Store Memory-Level Parallelism Optimizations for Commercial .. - Yuan Chou Lawrence (2005) (Correct)
Permission to Make Digital Or Hard Copies of All Or Part.. - Personal Or Classroom (Correct)
Using Interaction Costs for Microarchitectural.. - Fields, Bodik, Hill.. (Correct)
Similar documents (at the sentence level):
62.2%: General-Purpose Architectures for Media Processing.. - Parthasarathy.. (Correct)
Active bibliography (related documents): More All
0.7: Memory System Characterization of Commercial Workloads - Barroso, Gharachorloo.. (1998) (Correct)
0.5: Impact of Chip-Level Integration on Performance of OLTP.. - Luiz Andr Barroso (2000) (Correct)
0.5: Code Layout Optimizations for Transaction Processing.. - Ramírez.. (2001) (Correct)
Similar documents based on text: More All
0.5: Automatically Classifying Database Workloads - Said Elnaffar School (2002) (Correct)
0.2: Priority Mechanisms for OLTP and Transactional Web.. - McWherter.. (2004) (Correct)
0.2: Shared Memory Consistency Models: A Tutorial - Adve, Gharachorloo (1995) (Correct)
Related documents from co-citation: More All
23: Memory system characterization of commercial workloads - Barroso, Gharachorloo et al. - 1998
18: Performance characterization of a quad Pentium Pro SMP using OLTP workloads - Keeton, Patterson et al. - 1998
12: An analysis of database workload performance on simultaneous multithreaded proce.. - Lo, Barroso et al. - 1998
BibTeX entry: (Update)
P. Ranganathan et al. Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors. In ASPLOS8, pages 307--318, 1998. http://citeseer.ist.psu.edu/ranganathan98performance.html More
@inproceedings{ ranganathan98performance,
author = "Parthasarathy Ranganathan and Kourosh Gharachorloo and Sarita V. Adve and Luiz Andre Barroso",
title = "Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors",
booktitle = "Architectural Support for Programming Languages and Operating Systems",
pages = "307-318",
year = "1998",
url = "citeseer.ist.psu.edu/ranganathan98performance.html" }
Citations (may not include all citations):443 Improving direct-mapped cache performance by the addition of.. - Jouppi - 1990 ACM DBLP
386 ATOM: A System for Building Customized Program Analys is Too.. (context) - Srivastava, Eustace - 1994
353 The SPLASH-2 Programs: Characterization and Methodological C.. - Woo, Ohara et al. - 1995 DBLP
147 Alternative Implementations of Two-level Adaptive Branch Pre.. - Yeh, Patt - 1992 ACM DBLP
137 Lockup-free instruction fetch/prefetch cache organization (context) - Kroft - 1981 ACM DBLP
107 Memory System Characterization of Commercial Workloads - Barroso, Gharachorloo et al. - 1998
92 Cooperative shared memory: Software and hardwaresupport for .. - Hill, Larus et al. - 1993
91 The impact of architectural trends on operating system perfo.. (context) - Rosenblum, Bugnion et al. - 1995 ACM DBLP
72 Performance Characterization of the Quad Pentium Pro SMP Usi.. - Keeton, Patterson et al. - 1998
70 Adaptive cache coherency for detecting migratory shared data - Cox, Fowler - 1993 ACM DBLP
67 Contrasting characteristics and cache performance of technic.. (context) - Maynard, Donnelly et al. - 1994 ACM DBLP
65 Studies of windows NT performance using dynamic execution tr.. - Perl, Sites - 1996 ACM DBLP
54 Two techniques to enhance the performance of memory consiste.. - Gharachorloo, Gupta et al. - 1991 DBLP
52 An adaptive cache coherence protocol optimized for migratory.. (context) - Stenstrom, Brorsson et al. - 1993 ACM DBLP
49 The Impact of Instruction Level Parallelism on Multiprocesso.. - Pai, Ranganathan et al. - 1997
47 An Analysis of Database Workload Performance on Simultaneous.. - Lo, Barroso et al. - 1998
42 Hiding memory latency using dynamic scheduling in shared-mem.. (context) - Gharachorloo, Gupta et al. - 1992
38 An Evaluation of Memory Consistency Models for Shared-Memory.. - Pai, Ranganathan et al. - 1996 ACM DBLP
38 Evaluation of Design Alternatives for a Multiprocessor Micro.. (context) - Nayfeh, Hammond et al. - 1996
37 Standard Specification (context) - Performance, Benchmark et al. - 1995
33 The memory performance of DSS commercial workloads in shared.. - Trancoso, Larriba-Pey et al. - 1997
31 Memory bandwidth and machine balance in current high perform.. (context) - McCalpin - 1995
26 The SPEC95 CPU Benchmark Suite (context) - Council - 1995
25 Evaluation of multithreaded uniprocessors for commercial app.. (context) - Eickemeyer, Johnson et al. - 1996 ACM DBLP
23 Performance of an OLTP application on Symmetry multiprocesso.. (context) - Thakkar, Sweiger - 1990 ACM DBLP
17 An Evaluation of Fine-Grain Producer-Initiated Communication.. - Abdel-Shafi, Hall et al. - 1997
10 AlphaServer 4100 performance characterization - Cvetanovic, Donaldson - 1996
10 Online Transaction Processing) Standard Specification (context) - Performance, Benchmark - 1990
7 A Compiler Algorithm that Reduces Read Latency in Ownership-.. (context) - Skeppstedt, Stenstrom - 1995 ACM
4 Performance characterization of the Alpha 21164 microprocess.. (context) - Cventanovic, Bhandarkar - 1994
2 RSIM Reference Manual version (context) - Pai, Ranganathan et al. - 1997
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.research.digital.com/wrl/projects/Database/index.html): More
Memory System Characterization of Commercial Workloads - Barroso, Gharachorloo.. (1998) (Correct)
Impact of Chip-Level Integration on Performance of OLTP.. - Luiz Andr Barroso (2000) (Correct)
Piranha: A Scalable Architecture Based on.. - Barroso.. (2000) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC