Sridhar Rajagopal  Home/Search
Context Related
| rice.edu/~sridhar/resea...PhDThesis.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: rice.edu/~sridhar/research/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Data-parallel Digital Signal Processors: Algorithm Mapping, Architecture Scaling and Workload Adaptation by Sridhar Rajagopal Emerging applications such as high definition television (HDTV), streaming video, image processing in embedded applications and signal processing in high-speed wireless communications are driving a need for high performance digital signal processors (DSPs) with real-time processing. This class of applications demonstrates significant data parallelism, finite... (Update)
Cited by: More
Design Space Exploration for Real-Time Embedded Stream - Processors Sridhar Rajagopal (Correct)
Active bibliography (related documents): More All
3.1: A Real-Time Baseband Communications Processor For High Data Rate .. - Rajagopal (Correct)
2.2: Reconfigurable Stream Processors for Wireless Base-Stations - Sridhar Rajagopal Sridhar (2003) (Correct)
1.5: Real-Time Algorithms and Architectures for.. - Rajagopal.. (2002) (Correct)
Similar documents based on text: More All
0.5: Improving Power Efficiency in Stream Processors Through.. - Sridhar Rajagopal.. (Correct)
0.2: Semi-Parallel Reconfigurable Architectures for Real-Time.. - Marjan Karkooti And (Correct)
0.2: Improving Power Efficiency in Stream Processors - Through Dynamic Reconfiguration (Correct)
BibTeX entry: (Update)
S. Rajagopal. Data-parallel Digital Signal Processors: Algorithm mapping, Architecture scaling and Workload adaptation. PhD thesis, Rice University, Houston, TX, January 2004. http://citeseer.ist.psu.edu/rajagopal04dataparallel.html More
@misc{ rajagopal04dataparallel,
author = "S. Rajagopal",
title = "Data-parallel Digital Signal Processors: Algorithm mapping",
text = "S. Rajagopal. Data-parallel Digital Signal Processors: Algorithm mapping,
Architecture scaling and Workload adaptation. PhD thesis, Rice University,
Houston, TX, January 2004.",
year = "2004",
url = "citeseer.ist.psu.edu/rajagopal04dataparallel.html" }
Citations (may not include all citations):2441 John Hopkins University Press (context) - Golub, VanLoan et al. - 1996
296 Low Power CMOS Digital Design - Chandrakasan, Sheng et al. - 1992
230 Limits of Instruction-Level Parallelism - Wall - 1991
223 CDMA : Principles of Spread Spectrum Communication (context) - Viterbi - 1995
176 Multistage detection in asynchronous codedivision multiple-a.. (context) - Varanasi, Aazhang - 1990
158 Cambridge University Press (context) - Verdu - 1998
156 The multiflow trace scheduling compiler - Lowney, Freudenberger et al. - 1993
146 Minimum probability of error for asynchronous gaussian multi.. (context) - Verdu - 1986
135 MMX Technology Extension to the Intel Architecture (context) - Peleg, Weiser - 1996
132 Error Control Systems for Digital Communication and Storage (context) - Wicker - 1995
117 Clock Rate Versus IPC: The End of the Road for Conventional .. - Agarwal, Hrishikesh et al. - 2000
113 Computer Architecture and Parallel Processing (context) - Hwang, Briggs - 1984
92 Multi-user detection for DS-CDMA communications (context) - Moshavi - 1996
89 Digital Integrated Circuits - A Design Perspective (context) - Rabaey, Chandrakasan et al. - 2003
82 Some computer organizations and their effectiveness (context) - Flynn - 1972
74 OFDM for wireless multimedia communications (context) - Nee, Prasad - 2000
57 A bandwidth-efficient architecture for media processing - Rixner, Dally et al. - 1998
57 A bandwidth-efficient architecture for media processing - Rixner, Dally et al. - 1998
53 Low-Power Digital Design (context) - Horowitz, Indermaur et al. - 1994
52 Register organization for media processing - Rixner, Dally et al. - 2000
48 A methodology for architecture exploration of heterogeneous .. - Lieverse, Van Der Wolf et al. - 2001
46 Communication Systems Engineering (context) - Proakis, Salehi - 1994
45 The GARP Architecture and C Compiler (context) - Callahan, Hauser et al. - 2000
44 A static power model for architects - Butts, Sohi - 2000
38 TMSCx User's Guide (context) - TMS, Rev et al. - 1998
35 Design Issues for Dynamic Voltage Scaling (context) - Burd, Brodersen - 2000
34 Imagine: media processing with streams (context) - Khailany, Dally et al. - 2001
30 Wideband CDMA for Third Generation Mobile Communications (context) - Ojanpera, Prasad - 1998
28 Microprocessor Architectures - from VLIW to TTA (context) - Corporaal - 1998
25 Memory access scheduling - Rixner, Dally et al. - 2000
23 PipeRench: a reconfigurable architecture and compiler - Goldstein, Schmit et al. - 2000
20 Real-time implementation of multistage algorithm for next ge.. (context) - Xu, Cavallaro - 1999
19 Efficient conditional operations for data-parallel architect.. - Kapasi, Dally et al. - 2000
16 Instruction Scheduling for clustered VLIW DSPs - Leupers - 2000
14 Real-time algorithms and architectures for multiuser channel.. - Rajagopal, Bhashyam et al. - 2002
13 A programmable baseband processor design for software define.. - Rajagopal, Rixner et al. - 2002
13 Next-generation wireless communications concepts and technol.. (context) - Berezdivin, Breinig et al. - 2002
12 Exploring the VLSI scalability of stream processors - Khailany, Dally et al. - 2003
10 A bit-streaming pipelined multiuser detector for wireless co.. - Rajagopal, Cavallaro - 2001
9 Programmable stream processors (context) - Kapasi, Rixner et al. - 2003
9 Overcoming the Limitations of Conventional Vector Processors - Kozyrakis, Patterson - 2003
9 Communication Scheduling (context) - Mattson, Dally et al. - 2000
8 Power efficient mediaprocessors: Design space exploration - Kin, Lee et al. - 1999
8 VIS Speeds New Media Processing (context) - Trembley, O'Connor et al. - 1996
7 Algorithms and Architectures for Channel Estimation in Wirel.. - Sengupta - 1998
7 Multiuser channel estimation for long code CDMA systems - Bhashyam, Aazhang - 2000
6 Scientific American (context) - Agarwal - 1999
6 Re-configurable computing in wireless - Salefski, Caglar - 2001
6 Media processing applications on the Imagine stream processo.. - Owens, Rixner et al. - 2002
6 Reconfigurable computing for digital signal processing: A su.. - Tessier, Burleson - 2001
5 An integer linear programming based approach for parallelizi.. - Kadayif, Kandemir et al. - 2002
5 Stream Processor Architecture (context) - Rixner - 2002
5 Model-based exploration of the design space for heterogeneou.. (context) - Blume, Hubert et al. - 2002
5 Kluwer Academic Publishers (context) - Vucetic, Yuan et al. - 2000
5 The VLSI implementation and evaluation of area- and energy-e.. - Khailany - 2003
5 Application-specific clustered VLIW datapaths: Early explora.. - Lapinskii, Jacome et al. - 2002
5 MACs Multiprocessor DSP (context) - chip, Multiprocessor et al. - 2000
4 A software radio architecture for reconfigurable platforms (context) - Srikanteswara, Reed et al. - 2000
4 Multi-threaded processors (context) - Ungerer, Robi et al. - 2002
4 Iterative technique DSCDMA multipath channel estimation (context) - Mitra, techniques et al. - 1998
4 IEEE Communications Magazine (context) - Baines, Bottleneck - 1995
4 Implementation of Channel Estimation and Multiuser Detection.. - Rajagopal, Xu et al. - 1999
4 Application-driven processor design exploration for power-pe.. - Marculescu, Iyer - 2001
4 Software Radio: A modern approach to radio engineering (context) - Reed - 2002
4 Finite memory-length multiuser detection for asynchronous CD.. (context) - Juntti, Aazhang - 1997
3 An emulator for exploring RaPiD configurable computing archi.. (context) - Fisher, Rennie et al. - 2001
3 Parameterized RTL power models for combinational soft macros (context) - Bogliolo, Corgnati et al. - 1999
3 Task partitioning base-station receiver algorithms on multip.. (context) - Rajagopal, Jones et al. - 2000
3 The renaissance of Gallager's Low-Density ParityCheck codes (context) - Richardson, Urbanke - 2003
3 On multipath channel estimation for CDMA using multiple sens.. (context) - Sengupta, Cavallaro et al. - 2001
3 Radiofrequency radiation emissions from mobile telephone bas.. (context) - Grollo, Cornelius et al. - 1999
3 Achieving flexibility in a Viterbi decoder DSP coprocessor (context) - Hocevar, Gatherer - 2000
3 The Reconfigurable Streaming Vector Processor (context) - Ciricescu - 2003
3 A Circuit Technique to reduce Leakage in Deep-Submicron Cach.. (context) - Powell, Yang et al. - 2000
2 MHz VLIW DSP (context) - Agarwala - 2002
2 Stream register files with indexed access - Jayasena, Erez et al. - 2004
2 Multiple Antenna Systems: Their Role and Impact in Future Wi.. (context) - Blostein, Leib - 2003
2 Automatic SIMD parallelization of embedded applications base.. (context) - Manniesing, Karkowski et al. - 2000
2 Managing static energy leakage in microprocessor functional .. (context) - Dropsho, Kursun et al. - 2002
2 TMSC Programmer's Guide (context) - TMS, SPRU - 2002
2 An instruction set for a programmable signal processor dedic.. (context) - Lou, Cioffi - 1991
2 The Application of programmable DSPs in mobile communication.. (context) - Gatherer, Auslander - 2002
2 TMSCxCx CPU and Instruction Set Reference Guide (context) - TMS, Instruction et al. - 1998
2 Reconfigurable stream processors for wireless base-stations - Rajagopal, Rixner et al. - 2003
1 Grasping the impact of on-chip inductance (context) - Massoud, Ismail - 2001
1 Power minimization of high-performance submicron CMOS circui.. (context) - Khellah, Elmasry - 1999
1 A Total Cost Approach to Evaluating Different Reconfigurable.. (context) - Baines, Pulley - 2003
1 RF multicarrier amplifier for thirdgeneration systems (context) - Berglund, Nygren et al. - 2001
1 Real-time implementation of a reconfigurable IMT (context) - Murotake, Oates et al. - 2000
1 Stream Architecture: Rethinking Media Processor Design (context) - Rixner
1 TMSC DSP multiprocessing with crossbar switch (context) - Products, multiprocessing et al. - 2001
1 VLSI architectures for real-time LDPC decoding (context) - Karkooti - 2004
1 Imagine Programming System User's Guide (context) - Mattson, Kapasi et al. - 2002
1 A multi-threaded architecture approach to parallel DSPs for .. (context) - adn, Pirsch et al. - 1999
1 An overview of con- figurable computing machines for softwar.. (context) - Srikanteswara, Palat et al. - 2003
1 Programmable architectures for MIMO wireless handsets (context) - Radosalvjevic - 2004
1 The software scalable system on a chip (context) - Technologies - 2000
1 Texas Instruments website (context) - Solutions - 2003
1 Transfer Controller User's Guide (context) - Instruments, MVP - 1998
http://www.specbench.org
http://www.sia-online.org
http://developer.apple.com/
http://www.transmeta.com/pdf/specifications/TM5800
http://focus.ti.com/docs/apps/catalog/resources/blockdiagram.jhtml?appId=183bdId=558
www.3gpp.org
www.clearspeed.com
http://cva.stanford.edu/imagine
Documents on the same site (http://www.ece.rice.edu/~sridhar/research/): More
Design Of Radix-4 On-Line Adders And Multipliers - Rajagopal, Cavallaro (Correct)
A Programmable Baseband Processor Design for Software.. - Rajagopal, Rixner.. (2002) (Correct)
A Real-Time Baseband Communications Processor For High Data Rate .. - Rajagopal (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC