by Jaan Raik, Raimund Ubar, C. Landrault
Journal of Electronic Testing: Theory and Applications. Kluwer Academic Publishers
http://www.pld.ttu.ee/~jaan/PDF/p046.pdf
Add To MetaCart
Abstract:
Abstract. The paper presents a novel hierarchical approach to test pattern generation for sequential circuits based on an input model of mixed-level decision diagrams. A method that handles, both, data and control parts of the design in a uniform manner is proposed. The method combines deterministic and simulation-based techniques. On the register-transfer level, deterministic path activation is combined with simulation based-techniques used for constraints solving. The gate-level local test patterns for components are randomly generated driven by highlevel constraints and partial path activation solutions. Experiments show that high fault coverages for circuits with complex sequential structures can be achieved in a very short time by using this approach.
Citations
|
272
|
Binary Decision Diagrams
– Akers
- 1978
|
|
216
|
HITEC: A test generation package for sequential circuits
– Niermann, Patel
- 1991
|
|
57
|
Sequential circuit test generation in a genetic algorithm framework
– Rudnick, Patel, et al.
- 1994
|
|
52
|
Test Synthesis with Alternative Graphs
– Ubar
- 1996
|
|
52
|
On the OBDD-Representation of General Boolean Functions
– Liaw, Lin
- 1992
|
|
46
|
Sequential Circuit Test Generation Using Dynamic State Traversal
– Hsiao, Rudnick, et al.
- 1996
|
|
41
|
Hierarchical test generation using precomputed tests for modules
– Murray, Hayes
- 1990
|
|
39
|
Architectural level test generation for microprocessors
– Lee, Patel
- 1994
|
|
24
|
Test Generation for Digital Circuits Using Alternative Graphs
– Ubar
- 1976
|
|
24
|
Test Generation for Data-Path Logic: The F-Path Method
– Freeman
- 1988
|
|
18
|
Sonza Reorda, GATTO: a Genetic Algorithm for Automatic Test Pattern Generation for Large Synchronous Sequential Circuits
– Corno, Prinetto, et al.
- 1996
|
|
17
|
Simulation of Digital Circuits with Structurally Synthesized Binary Decision Diagrams
– Ubar
- 1998
|
|
15
|
Turbo Tester: A CAD System for Teaching Digital Test
– Jervan, Paomets, et al.
- 1998
|
|
14
|
Implicit test generation for behavioral vhdl models
– Ferrandi, Fummi, et al.
- 1998
|
|
12
|
B-algorithm: a Behavioral Test Generation Algorithm
– Cho, Armstrong
- 1994
|
|
12
|
Sequential Circuit Test Generation Using Decision Diagram Models
– Raik
- 1999
|
|
5
|
Behavioral Testing of Digital Circuits
– Santucci, Courbois, et al.
- 1993
|
|
5
|
Sequential test generation at the register-transfer and logic levels
– Ghosh, Devadas, et al.
- 1990
|
|
2
|
DECIDER: A Decision Diagram based Hierarchical Test Generation System
– Jervan, Markus, et al.
- 1998
|
