On Output Response Compression in the Presence of Unknown Output Values
Download:
pdf
unknown authors
http://www.sigda.org/Archives/ProceedingArchives/Dac/Dac2002/papers/2002/dac02/htmfiles/sun_sgi/../../pdffiles/18_3.pdf
Add To MetaCart
Abstract:
A circuit may produce unknown output values during simulation of an input sequence due to an unknown initial state or due to the existence of tri-state elements. For circuits tested using BIST, unknown output values make it impossible to determine a single unique signature for the fault free circuit. To accommodate unknown output values in a BIST scheme, we describe a procedure for synthesizing a minimal logic block that replaces unknown output values by a known constant. The proposed procedure ensures that the BIST scheme will be able to detect all the faults detectable by the input sequence applied to the circuit while allowing a single unique signature to be obtained. 1.
Citations
| 101 | Built-In Test for VLSI: Pseudorandom Techniques – Bardell, McAnney, et al. - 1987 |
| 71 | Testing Embedded-Core Based System Chips – Zorian, Marinissen, et al. - 1998 |
| 46 | Sequential Circuit Test Generation Using Dynamic State Traversal – Hsiao, Rudnick, et al. - 1996 |
| 19 | Vector Restoration Based Static Compaction of Test Sequences for Synchronous Sequential Circuits – Pomeranz, Reddy - 1997 |
| 12 | PROPTEST: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction – Guo, Reddy, et al. - 1999 |
| 9 | On Synthesis-for-Testability of Combinational Logic Circuits – Pomeranz, Reddy - 1995 |
| 1 | Embedded Deterministic Test - DFT Technology for Low-Cost IC Manufacturing Test", www.mentor.com/dft – Eide |
