by J. Ph. Diguet, S. Wuytack, F. Catthoor, H. De Man
http://www.imec.be/design/dtse/pdf/Dig97.pdf
Add To MetaCart
Abstract:
Efficient use of an optimized memory hierarchy to exploit temporal locality in the memory accesses on array signals can have a very large impact on the power consumption in data dominated applications. In the past, this task has been identified as crucial in a complete low-power memory management methodology. But effective formalized techniques to deal with this specific task haven’t been addressed yet. In this paper the design freedom available for the basic problem is explored in-depth and the outline of a systematic solution methodologyis proposed. The efficiency of the methodology is illustrated on a real-life motion estimation application. 1
Citations
|
116
|
A survey of cache coherence schemes for multiprocessors
– Stenstrom
- 1990
|
|
84
|
Global communication and memory optimizing transformations for low power signal processing systems
– Catthoor, Franssen, et al.
- 1994
|
|
83
|
A library for doing polyhedral operations
– Wilde
- 1993
|
|
36
|
Array Architectures for Block Matching Algorithms
– Kormarek, Pirsch
- 1989
|
|
29
|
A quantitative algorithm for data locality optimization
– Bodin, Eisenbeis, et al.
- 1992
|
|
29
|
Background memory allocation for multidimensional signal processing”, Doctoral dissertation
– Balasa
- 1995
|
|
28
|
An Analytical Model for Designing Memory Hierarchies
– Jacob, Chen, et al.
- 1996
|
|
28
|
A.van der Werf, “Allocation of Multiport Memories for Hierarchical Data Streams
– Lippens, Verhaegh
- 1993
|
|
23
|
Flow Graph Balancing for Minimizing the Required Memory Bandwidth
– Wuytack, Catthoor, et al.
- 1996
|
|
11
|
An adaptive algorithm for motion compensated color image coding
– Kwatra, Lin, et al.
|
|
9
|
An iteration partition approach for cache or local memory thrashing on parallel processing
– Fang
- 1993
|
|
8
|
ªA Compiler-Directed Cache Coherence Scheme with Improved Intertask Locality,º
– Choi, Yew
- 1994
|
|
7
|
Managing locality sets: The model and fixed--size buffers
– Choi, Ruschitzka
- 1993
|
|
6
|
A Unified Transformation Technique for Multilevel Blocking
– Jiménez, Llabería, et al.
- 1996
|
|
6
|
Elimination of redundant memory traffic in high-level synthesis
– Kolson
- 1996
|
|
5
|
Issues in multi-level cache designs
– Liu
- 1994
|
|
2
|
J-C.Wang, “Analytical modeling of data sharing in cache based multiprocessors
– Dubois
- 1989
|
|
2
|
power storage for H.263 video decoder
– Nachtergaele, Kapoor, et al.
- 1996
|
|
2
|
F.Catthoor, “Hierarchy exploration in high level memory management
– Diguet
- 1997
|
|
1
|
loop transformationsin optimizing compilers for parallel machines
– Kulkarni, Stumm
- 1994
|
|
1
|
study on the numberof memoryports in multiple instruction issue machines
– Moon, Ebcioglu
- 1993
|
|
1
|
J.Hennessy, “Performanceevaluation of ¡ memory consistency models for shared-memory 4 multiprocessors
– Gharachorloo
- 1991
|
|
1
|
Power exploration for data dominatedvideo applications
– Wuytack, Nachtergaele, et al.
- 1996
|
|
1
|
V.Chaiyakul, “An algorithm for array variable clustering
– Ramachandrana
- 1994
|
