| Alternate document: Details A Case for Intelligent RAM (97) David Patterson, et al. |
David Patterson, Thomas Anderson, Neal Cardwell, Richard Fromm, Kimberly Keeton, Christoforos Kozyrakis, Randi Thomas, Katherine Yelick  Home/Search
Context Related
| cardit.et.tudelft.n...patterson97.ps.gz davinci.snu.ac.kr/link...patterson97.ps berkeley.edu/papers/IRAM.micro.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: cardit.et.tudelft.nl/~steven/i... (more) From: davinci.snu.ac.kr/links/ilp/ (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: : Two trends call into question the current practice of microprocessors and DRAMs being fabricated as different chips on different fab lines: 1) the gap between processor and DRAM speed is growing at 50% per year; and 2) the size and organization of memory on a single DRAM chip is becoming awkward to use in a system, yet size is growing at 60% per year. Intelligent RAM, or IRAM, merges processing and memory into a single chip to lower memory latency, increase memory bandwidth, and improve... (Update)
Cited by: More
A Technique for Multiprocessor Memory Resource Estimation - Bullard Thornton Andrews (Correct)
SCIMA-SMP: On-chip memory processor architecture for SMP - TAKAHASHI, KONDO, BOKU.. (2004) (Correct)
The Recursive NanoBox Processor Grid: A Reliable.. - KleinOsowski.. (Correct)
Similar documents (at the sentence level):
24.7%: A Case for Intelligent RAM - Patterson, al. (1997) (Correct)
Active bibliography (related documents): More All
0.3: System Design for a Computational-RAM Logic-In-Memory.. - Nyasulu (1999) (Correct)
0.3: SIMD Processor Arrays for Image and Video Processing: A.. - Le, Snelgrove, Panchanathan (1998) (Correct)
0.2: Intelligent RAM (IRAM): the Industrial Setting.. - Patterson.. (Correct)
Similar documents based on text: More All
0.4: Scaling Processors to 1 Billion Transistors and Beyond: .. - Perissakis, Kozyrakis, .. (Correct)
0.4: Scalable Processors in the Billion-Transistor Era: IRAM - Kozyrakis, Perissakis.. (1997) (Correct)
0.4: The Energy Efficiency of IRAM Architectures - Fromm, Perissakis, Cardwell.. (1996) (Correct)
Related documents from co-citation: More All
12: Computer Architecture: a Quantitative Approach (context) - Hennessy, Patterson - 1996
12: Active Pages: A computation model for intelligent memory - Oskin, Chong et al. - 1998
9: FlexRAM: Toward an advanced intelligent memory system - Kang, Huang et al. - 1999
BibTeX entry: (Update)
David Patterson, Thomas Anderson, Neal Cardwell, Richard Fromm, Kimberly Keeton, Christoforos Kozyarakis, Randi Thomas, Katherine Yelik. A Case for Intelligent RAM: IRAM. In IEEE Micro, April 1997. http://citeseer.ist.psu.edu/patterson97case.html More
@article{ patterson97case,
author = "David Patterson and Thomas Anderson and Neal Cardwell and Richard Fromm and Kimberly Keeton and Christoforos Kozyrakis and Randi Thomas and Katherine Yelick",
title = "A Case for Intelligent {RAM}",
journal = "IEEE Micro",
volume = "17",
number = "2",
month = "\slash",
pages = "34--44",
year = "1997",
url = "citeseer.ist.psu.edu/patterson97case.html" }
Citations (may not include all citations):110 Memory bandwidth limitations of future microprocessors - Burger, Goodman et al. - 1996 ACM DBLP
99 Hitting the memory wall: implications of the obvious - Wulf, McKee - 1995 ACM
65 Studies of Windows NT performance using dynamic execution tr.. - Perl, Sites - 1996
38 The J-Machine multicomputer: an architectural evaluation - Noakes, Wallach et al. - 1993 DBLP
37 The Energy Efficiency of IRAM Architectures - Fromm, Cardwell et al. - 1997 ACM DBLP
26 Computational RAM: A Memory-SIMD Hybrid and its Application .. - Elliott, Snelgrove et al. - 1992
25 The M-Machine multicomputer - Fillo, Keckler et al. - 1995 ACM DBLP
19 Computer Organization and Design (context) - Hennessy, Patterson - 1997 ACM
18 Fine-grain message-passing concurrent computers (context) - Dally - 1988
18 Combined DRAM and logic chip for massively parallel systems (context) - Kogge, Sunaga et al. - 1995 ACM
15 A multimedia 32 b RISC microprocessor with 16 Mb DRAM (context) - Shimizu, Korematu et al. - 1996
15 Parallel Processing RAM Chip with 256Mb DRAM and Quad Proces.. (context) - Murakami, Shirakawa et al. - 1997
14 Intelligent RAM (IRAM): Chips that remember and compute (context) - Patterson, Cardwell et al. - 1997
11 Performance characterization of the Alpha 21164 microprocess.. (context) - Cvetanovic, Bhandarkar - 1996 ACM DBLP
11 New DRAM Technologies: A Comprehensive Analysis of the New A.. (context) - Steven - 1994
7 FBRAM: a new form of memory optimized for 3D graphics (context) - Deering, Schlapp et al. - 1994 DBLP
4 A 7.68 GIPS 3,84 GB/s 1W parallel image processing RAM integ.. (context) - Aimoto, Kimura et al. - 1996
2 A 1MB, 100MHz integrated L2 cache memory and 128b interface .. (context) - Giacalone - 1996
2 The transputer (context) - Barron - 1978 ACM DBLP
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://cardit.et.tudelft.nl/~steven/ilp/): More
Effective Compiler Support for Predicated Execution .. - Mahlke, Lin, Chen, .. (1992) (Correct)
DAISY: Dynamic Compilation for 100% Architectural Compatibility - Ebcioglu, Altman (1996) (Correct)
Multiscalar Processors - Sohi (1995) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC