See this document in CiteSeerX!

Implementing Shared Memory On Large-Scale Multiprocessors (1992)  (Make Corrections)  (1 citation)
Madhavan Parthasarathy



  Home/Search   Context   Related

 
View or download:
ucsd.edu/papers/parthasarathy.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  ucsd.edu/papers/RoutNetArchp (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: This thesis evaluates directory-based cache-coherence protocols for COMA machines which are an emerging class of large-scale shared-memory multiprocessors. The cache-coherence protocol is a critical issue in designing such machines because it directly affects memory latencies. Single-level full-map directory protocols can suffer from contention in a large-scale machine. To alleviate this contention and increase concurrency, hierarchical directory protocols may be used. By simulating with... (Update)

Context of citations to this paper:   More

.... number of other sharedmemory protocols, preserving message transmission order may also simplify the protocol and improve its performance [10, 28, 42]. Our minimal, adaptive routing algorithms support both in order packet delivery and adaptive, unordered packet delivery...

Cited by:   More
Planar-Adaptive Routing (par) :low-Cost Adaptive Networks For.. - Jae Kim Eng   (Correct)

Active bibliography (related documents):   More   All
0.3:   Emulation of a Virtual Shared Memory Architecture - Raina (1993)   (Correct)
0.3:   Virtual Shared Memory: A Survey of Techniques and Systems - Raina (1992)   (Correct)
0.1:   Routing in Optical Multistage Interconnection Networks: a.. - Giles, Goudreau (1995)   (Correct)

Similar documents based on text:   More   All
0.2:   Relative Performance of Hardware and Software-Only Directory .. - Grahn, Stenström (1995)   (Correct)
0.2:   Overview of the JUMP-1, an MPP Prototype for.. - Hiraki, Amano..   (Correct)
0.2:   Comparative Evaluation of Latency-Tolerating and -Reducing.. - Grahn, Stenström (2000)   (Correct)

Related documents from co-citation:   More   All
2:   A Framework for Adaptive Routing in Multicomputer Networks (context) - Ngai, Seitz - 1989

BibTeX entry:   (Update)

M. Parthasarathy. Implementing Shared Memory on Large-Scale Multiprocessors. Master's thesis, University of Illinois at Urbana-Champaign, Department of Electrical and Computer Engineering, 1992. http://citeseer.ist.psu.edu/parthasarathy92implementing.html   More

@misc{ parthasarathy92implementing,
  author = "M. Parthasarathy",
  title = "Implementing Shared Memory on Large-Scale Multiprocessors",
  text = "M. Parthasarathy. Implementing Shared Memory on Large-Scale Multiprocessors.
    Master's thesis, University of Illinois at Urbana-Champaign, Department
    of Electrical and Computer Engineering, 1992.",
  year = "1992",
  url = "citeseer.ist.psu.edu/parthasarathy92implementing.html" }
Citations (may not include all citations):
606   How to make a multiprocessor computer that correctly execute.. (context) - Lamport - 1979  DBLP
496   SPLASH: Stanford parallel applications for shared-memory (context) - Singh, Weber et al. - 1992  ACM
468   Memory consistency and event ordering in scalable shared mem.. - Gharachorloo - 1990
357   The directory based cache coherence protocol for the DASH mu.. (context) - Lenoski - 1990
213   Weak ordering---A new definition - Adve, Hill - 1990
195   A new solution to the coherence problem in multicache system.. (context) - Censier, Feautrier - 1978
170   LimitLESS directories: A scalable cache coherence scheme - Chaiken, Kubiatowicz et al. - 1991  ACM   DBLP
155   Cache coherence protocols: Evaluation using a multiprocessor.. (context) - Archibald, Baer - 1986  ACM   DBLP
149   Multicomputers: message-passing concurrent computers (context) - Athas, Seitz - 1988  DBLP
113   Directory based cache coherence in large scale multiprocesso.. (context) - Chaiken, Fields et al. - 1990
92   Performance evaluation of memory consistency models for shar.. - Gharachorloo, Gupta et al. - 1991  DBLP
71   Comparative performance evaluation of cachecoherent NUMA and.. (context) - Stenstrom, Joe et al. - 1992
38   The cache coherence protocol of the data diffusion machine (context) - Haridi, Hagersten - 1989  ACM   DBLP
33   Synchronization, coherence, and event ordering in multiproce.. (context) - Dubois, Scheurich et al. - 1988  ACM   DBLP
31   Adaptive backoff synchronization techniques (context) - Agarwal, Cherian - 1989  ACM   DBLP
20   Contention is no obstacle to shared-memory multiprocessing (context) - Rettberg, Thomas - 1986  ACM   DBLP
6   New York: McGraw-Hill (context) - Hwang, Briggs et al. - 1984
4   A hierarchical protocol for shared memory on a distributed m.. (context) - Wallach, Dally - 1991

Documents on the same site (http://www-csag.ucsd.edu/papers/RoutNetArch-p.html):   More
The Design and Performance Evaluation of the DI-multicomputer - Choi, Chien (1996)   (Correct)
FM-QoS: Real-time Communication Using Selfsynchronizing.. - Connelly, Chien (1997)   (Correct)
The Impact of Message Traffic on Multicomputer Memory - Hierarchy Performance Scott   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC