Marios Christos Papaefthymiou  Home/Search
Context Related
| mit.edu/publicatio...MITLCSTR486.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: mit.edu/publications/pubs/pdf/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper we investigate properties of retirning, a circuit transformation which preserves the behavior of the circuit as a whole. We present an algorithm which transforms a given combinational circuit into a functionally equivalent pipelined circuit with minimum latency and clock-period no greater than a given upper bound c. (Update)
Cited by: More
Understanding Retiming through Maximum Average-Delay Cycles - Marios Papaefthymiou (1994) (Correct)
Optimizing Two-Phase, Level-Clocked Circuitry - Ishii, Leiserson, Papaefthymiou (1997) (Correct)
Active bibliography (related documents): More All
0.5: An Experimental Comparison of Edge-Triggering and Level-Clocking - Randall (Correct)
0.5: Systematic Methodology Of Mapping Signal Processing Algorithms .. - Tasic, Burnik (Correct)
0.2: Compressing Probability Distributions - Gagie (2005) (Correct)
Similar documents based on text: More All
0.6: Laboratory For - Computer Science Mit (Correct)
0.4: A Timing Analysis and Optimization System for Level-Clocked.. - Papaefthymiou (1993) (Correct)
0.3: Efficient Interconnection Schemes for VLSI and Parallel.. - Greenberg (1989) (Correct)
Related documents from co-citation: More All
3: Optimizing Synchronous Circuitry by Retiming (context) - Leiserson, Rose et al. - 1983
3: Algorithms and Complexity (context) - Papadimitriou, Steiglitz - 1982
3: Optimizing Synchronous Systems (context) - Leiserson, Saxe - 1983
BibTeX entry: (Update)
M. C. Papaefthymiou. On retiming synchronous circuitry and mixed-integer optimization. Master's thesis, Massachusetts Institute of Technology, September 1990. Available as MIT/LCS/TR-486. http://citeseer.ist.psu.edu/papaefthymiou90retiming.html More
@techreport{ papaefthymiou90retiming,
author = "M. C. Papaefthymiou",
title = "{ON} {RETIMING} {SYNCHRONOUS} {CIRCUITRY} {AND} {MIXED}-{INTEGER} {OPTIMIZATION}",
number = "MIT/LCS/TR-486",
pages = "68",
year = "1990",
url = "citeseer.ist.psu.edu/papaefthymiou90retiming.html" }
Citations (may not include all citations):106 Optimizing synchronous systems (context) - Leiserson, nd et al. - 1983
102 A characterization of the minimum cycle mean in a digraph (context) - Karp - 1978
80 Optimizing synchronous circuitry by retiming (context) - Leiserson, Rose et al. - 1981
42 Algorithms and Complexity (context) - Papadimitriou, Steiglitz - 1982
15 New scaling algorithms for the assignment and minimum cycle .. (context) - Orlin, Ahuja - 1988
4 Massachusetts Institute of Technology (context) - Rose, VLSI et al. - 1982
3 A mixed-integer programming problem which is efficiently sol.. (context) - Leiserson, Saxe - 1988
2 MIT Laboratory for Computer Science (context) - Leiserson, Saxe et al. - 1988
2 Carnegie-Mellon University (context) - Leiserson, LS et al. - 1981
1 Pdne- hart and Winston (context) - Lawlet, Networks et al. - 1976
1 Iteger and Combinatorial Optimization (context) - Nemhauser, Vols - 1988
1 A faster slrolgly polynomial minimum cost flow algorithm (context) - Orlin - 1988
Documents on the same site (http://www.lcs.mit.edu/publications/pubs/pdf/): More
Proving Correctness of a Distributed Shared Memory Implementation - Castro (1999) (Correct)
Experience with Fine-Grain Synchronization in MIMD Machines.. - Yeung, Agarwal (1993) (Correct)
Write Barrier Removal by Static Analysis - Zee, Rinard (2002) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC