John D. Owens, William J. Dally, Ujval J. Kapasi, Scott Rixner, Peter Mattson, Ben Mowery  Home/Search
Context Related
| stanford.edu/pub/p...nderinghwws00.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: stanford.edu/cva_publications (more) Homepages: J.Owens W.Dally S.Rixner |
Rate this article:      (best)Comment on this article |
Abstract: The use of a programmable stream architecture in polygon rendering provides a powerful mechanism to address the high performance needs of today's complex scenes as well as the need for flexibility and programmability in the polygon rendering pipeline. We describe how a polygon rendering pipeline maps into data streams and kernels that operate on streams, and how this mapping is used to implement the polygon rendering pipeline on Imagine, a programmable stream processor. We compare our results... (Update)
Context of citations to this paper: More
...irregular data access patterns without loss of performance. Applications and tools for stream processing have been previously studied [1 4]; this paper summarizes our experience with media applications on the Imagine stream processor. In Section 2, we describe the stream...
.... of the core pipeline described in this dissertation was summarized in work published at the Eurographics Hardware Workshop in 2000 [Owens et al. 2000] ; the Reyes work of Chapter 8 [Owens et al. 2002] was published at the same conference two years later. 2.1 Media...
Cited by: More
Data Parallel Computation on Graphics Hardware - Ian Buck Pat (2003) (Correct)
A Real-Time Cloud Modeling, Rendering, and Animation System - Schpok, Simons, Ebert.. (2003) (Correct)
Stream Register Files with Indexed Access - Nuwan Jayasena Mattan (2004) (Correct)
Similar documents (at the sentence level):
5.4%: Computer Graphics On A Stream Architecture - Owens (2002) (Correct)
Active bibliography (related documents): More All
0.7: A Bandwidth-efficient Architecture for a Streaming Media Processor - Rixner (2001) (Correct)
0.3: Mapping Multiple Independent Synchronous Dataflow Graphs .. - Heterogeneous.. (Correct)
0.2: Unknown - (2001) (Correct)
Similar documents based on text: More All
1.4: Media Processing Applications on the Imagine Stream.. - Owens, Rixner.. (2002) (Correct)
1.3: The Imagine Stream Processor - Kapasi, Dally, Rixner, Owens.. (2002) (Correct)
1.3: Exploring the VLSI Scalability of Stream Processors - Khailany, Dally, Rixner.. (2003) (Correct)
Related documents from co-citation: More All
7: A bandwidth-efficient architecture for media processing - Rixner, Dally et al. - 1998
6: A real-time procedural shading system for programmable graphics hardware (context) - Proudfoot, Mark et al. - 2001
5: Efficient Conditional Operations for Data-Parallel Architectures - Kapasi, Dally et al. - 2000
BibTeX entry: (Update)
John Owens, William J. Dally, Ujval J. Kapasi, Scott Rixner, Peter Mattson, and Ben Mowery. Polygon Rendering on a Stream Architecture. Proceedings of the Eurographics/SIGGRAPH Workshop on Graphics Hardware (August 2000). http://citeseer.ist.psu.edu/owens00polygon.html More
@article{ owens:2000:pro,
author = {John D. Owens and William J. Dally and Ujval J. Kapasi and Scott Rixner and Peter Mattson and Ben Mowery},
title = {Polygon Rendering on a Stream Architecture},
journal = {2000 SIGGRAPH / Eurographics Workshop on Graphics Hardware},
year = {2000},
month = {August},
publisher = {ACM SIGGRAPH / Eurographics / ACM Press},
pages = {23--32},
keywords = {graphics hardware, stream processing, stream architecture, kernels, streams, polygon rendering, OpenGL, media processors, SIMD},
annote = {The use of a programmable stream architecture in polygon rendering provides a powerful mechanism to address the high perfor-mance needs of todayıs complex scenes as well as the need for flexibility and programmability in the polygon rendering pipeline. We describe how a polygon rendering pipeline maps into data streams and kernels that operate on streams, and how this mapping is used to implement the polygon rendering pipeline on Imagine, a programmable stream processor. We compare our results on a cycle-accurate simulation of Imagine to representative hardware and software renderers. },
url = {citeseer.ist.psu.edu/owens00polygon.html} }
Citations (may not include all citations):168 The parallel execution of DO loops (context) - Lamport - 1974
135 MMX technology extension to the Intel architecture (context) - Peleg, Weiser - 1996
102 PixelFlow: High-speed rendering using image composition - Molnar, Eyles et al. - 1992
87 Simulation of wrinkled surfaces (context) - Blinn - 1978
78 The Renderman Companion (context) - Upstill - 1990
63 Environment mapping and other applications of world projecti.. (context) - Greene - 1986
59 Very long instruction word architectures and ELI (context) - Fisher - 1983
58 Pixel-Planes 5: A heterogeneous multiprocessor graphics syst.. (context) - Fuchs, Poulton et al. - 1989
57 A bandwidth-efficient architecture for media processing - Rixner, Dally et al. - 1998
56 The OpenGL graphics system: A specification (context) - Segal, Akeley - 1998
52 Register organization for media processing - Rixner, Dally et al. - 2000
42 Program improvement by source-to-source transformation (context) - Loveman - 1977
35 A shading language on graphics hardware: The PixelFlow shadi.. - Olano, Lastra - 1998
29 The design and analysis of a cache architecture for texture .. (context) - Hakura, Gupta - 1997
26 VIS speeds new media processing (context) - Tremblay, O'Connor et al. - 1996
25 Memory access scheduling - Rixner, Dally et al. - 2000
17 Gabriel: A design environment for DSP (context) - Bier, Goei et al. - 1990
17 Leo: A system for cost-effective 3D shaded graphics (context) - Deering, Nelson - 1993
11 Sony's emotionally charged chip (context) - Diefendorff - 1999
8 FBRAM: A new form of memory optimized for 3D graphics (context) - Deering, Schlapp et al. - 1994
8 Neon --- a single-chip 3D workstation graphics accelerator (context) - McCormack, McNamara et al. - 1998
7 Chap --- a SIMD graphics processor (context) - Levinthal, Porter - 1984
7 A media-enhanced vector architecture for embedded memory sys.. - Kozyrakis - 1999
6 Triangle scan conversion using 2D homogeneous coordinates - Olano, Greer - 1997
3 Software synthesis for single-processor DSP systems using Pt.. (context) - Pino - 1993
2 Most significant bits: NVIDIA GeForce offers acceleration (context) - Glaskowsky - 1999
2 MHz VLIW mediaprocessor (context) - O'Donnell - 1999
2 Parallel computers for graphics applications (context) - Levinthal, Hanrahan et al. - 1987
2 The CRAY-1 processor system (context) - Russell - 1978
1 A compiler for creating evolutionary software and applicatio.. (context) - Schmidt, Lam - 1999
1 media processor redefines the multimedia PC (context) - Foley, tm - 1996
1 Scientific American (context) - Smith, movie - 2000
1 bit synchronous DRAM with double data rate 4-bank (context) - Corporation - 1998
1 Smooth operator (context) - Anderson - 1999
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://cva.stanford.edu/cva_publications.html): More
An Assembler and Linker System for the M-Machine Software Project - Gurevich (1994) (Correct)
Fast Thread Communication and Synchronization Mechanisms for a.. - Keckler (1998) (Correct)
Efficient, Protected Message Interface in the MIT.. - Lee, Dally, Keckler.. (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC