Jinjun Xiong, Lei He  Home/Search
Context Related
| ucla.edu/pub/cbisino.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ucla.edu/pub/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: methods at the full-chip level. In this paper, we formulate a full-chip routing optimization problem with RLC crosstalk budgeting, and solve this problem with a multi-phase algorithm. In phase I, we solve an optimal RLC crosstalk budgeting based on linear programming to partition crosstalk bounds at sinks into bounds for net segments in routing regions. In phase II, we perform simultaneous shield insertion and net ordering to meet the partitioned crosstalk bounds in each region. In phase III,... (Update)
Similar documents based on text: More All
0.4: Towards Global Routing With RLC Crosstalk Constraints. - James Ma And (2002) (Correct)
0.3: Towards Global Routing With RLC Crosstalk Constraints - James Ma And (2002) (Correct)
0.2: On Optimal Physical Synthesis of Sleep Transistors - Changbo Long Jinjun (2003) (Correct)
BibTeX entry: (Update)
J. Xiong and L. He. Full-chip routing optimization with RLC crosstalk budgeting. In IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, volume 23, pages 1036--1049, March 2004. http://citeseer.ist.psu.edu/xiong04fullchip.html More
@misc{ xiong04fullchip,
author = "J. Xiong and L. He",
title = "Full-chip routing optimization with RLC crosstalk budgeting",
text = "J. Xiong and L. He. Full-chip routing optimization with RLC crosstalk budgeting.
In IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems,
volume 23, pages 1036--1049, March 2004.",
year = "2004",
url = "citeseer.ist.psu.edu/xiong04fullchip.html" }
Citations (may not include all citations):56 Statistics for experimenters: an introduction to design (context) - Box, Hunter et al. - 1978
45 An adaptive non-linear least-squares algorithm (context) - Dennis, Gay et al. - 1981
41 Fasthenry: a multipole-accelerated 3d inductance extraction .. (context) - Kamon, Tsuk et al. - 1994
30 Noise in deep submicron digital design (context) - Shepard, Narayanan - 1996
30 Minimum crosstalk channel routing (context) - Gao, Liu - 1993
28 Techniques for crosstalk avoidance in the physical design of.. (context) - Kirkpatrick, Sangiovanni-Vincentelli - 1994
25 A new algorithm for standard cell global routing - Cong, Preas - 1988
23 Global routing with crosstalk constraints - Zhou, Wong - 1999
22 A spacing algorithm for performance enhancement and cross-ta.. (context) - Chaudhary, Onozawa et al. - 1993
22 Post global routing crosstalk risk estimation and reduction - Xue, Kuh et al. - 1996
21 An efficient inductance modeling for on-chip interconnects (context) - He, Chang et al. - 1999
12 Simultaneous shield insertion and net ordering for capacitiv.. - Lepak, Ma et al. - 2000
8 Simultaneous shielding insertion and net ordering for capaci.. (context) - He, Lepak - 2000
4 A twisted bundle layout structure for minimizing inductive c.. - Zhong, Wang et al. - 2000
4 Effects of global interconnect optimizations on performance .. - Cao, Hu et al. - 2000
[Article contains additional citations not shown here]
Documents on the same site (http://eda.ee.ucla.edu/pub/): More
Interconnect Design for Deep Submicron ICs - Cong, Pan, He, Koh, Khoo (1997) (Correct)
Vector Potential Equivalent Circuit Based on PEEC Inversion - Yu, He (2003) (Correct)
Integrity-driven Power and Signal Network Codesign - Jinjun Xiong And (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC