Mihai Budiu  Home/Search
Context Related
| cmu.edu/~mihaib/research/socs4.ps cmu.edu/~phoenix/socs4.pdf cmu.edu/~phoenix/papers/socs4.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: cmu.edu/~mihaib/resear...research (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper we propose a new architecture for general purpose computing which combines a reconfigurable hardware substrate and compiler technology to generate Application-Specific Hardware (ASH). The novelty of this architecture is that resources are not shared: each different static program instruction can have its own dedicated hardware implementation. ASH enables the synthesis of circuits with only local computation structures, which promise to be fast, inexpensive and use very little... (Update)
Similar documents based on text: More All
1.6: General-Purpose Computation without General-Purpose Processors - Budiu (2001) (Correct)
1.6: Compiling Application-Specific Hardware - Budiu, Goldstein (2002) (Correct)
0.5: Multi-Pattern Real-Valued Spectral Associative Memories - Spencer (2001) (Correct)
BibTeX entry: (Update)
M.. Budiu, "Application-Specific Hardware: Computing Without CPUs," in 4th CMU Symposium on Computer Systems SOCS-4, October 2001, also CMU Technical Report CMU-CS-01-164. http://citeseer.ist.psu.edu/budiu01applicationspecific.html More
@misc{ budiu-applicationspecific,
author = "Mihai Budiu",
title = "Application-Specific Hardware: Computing Without {CPUs}",
url = "citeseer.ist.psu.edu/budiu01applicationspecific.html" }
Citations (may not include all citations):1575 Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1996
415 Efficiently Computing Static Single Assignment Form and the .. - Cytron, Ferrante et al. - 1991
320 MediaBench: a tool for evaluating and synthesizing multimedi.. - Lee, Potkonjak et al. - 1997
173 SUIF: An Infrastructure for Research on Parallelizing and Op.. - Wilson, French et al. - 1994
158 Effective Compiler Support for Predicated Execution Using th.. - Mahlke, Lin et al. - 1992
117 Clock Rate Versus IPC: The End of the Road for Conventional .. - Agarwal, Murukkathampoondi et al. - 2000
89 TAM --- A Compiler Controlled Threaded Abstract Machine (context) - Culler, Goldstein et al. - 1993
76 The Future of Wires - Ho, Mai et al. - 2001
60 Smart Memories: A Modular Reconfigurable Architecture (context) - Mai, Paaske et al.
60 Dependence Flow Graphs: An Algebraic Approach to Program Dep.. - Pingali, Beck et al. - 1991
53 Implementation of a General Purpose Dataflow Multiprocessor (context) - Papadopoulos - 1988
51 Value Dependence Graphs: Representation Without Taxation - Weise, Crew et al. - 1994
44 Bitwidth Analysis with Application to Silicon Compilation - Stephenson, Babb et al. - 2000
43 Integrated Predicated and Speculative Execution in the IMPAC.. - August, Connors et al. - 1998
41 Parallelizing Applications into Silicon - Babb, Rinard et al. - 1999
[Article contains additional citations not shown here]
Documents on the same site (http://www.cs.cmu.edu/~mihaib/research/research.html): More
BitValue Inference: Detecting and Exploiting Narrow Bitwidth .. - Budiu, Goldstein (2000) (Correct)
NanoFabrics: Spatial Computing Using Molecular Electronics - Goldstein, Budiu (2001) (Correct)
BitValue Inference: Detecting and Exploiting Narrow Bitwidth .. - Budiu, Goldstein (2000) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC