James Edward Bennett  Home/Search
Context Related
| stanford.edu/tr/bennett.thesis.ps.Z Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: stanford.edu/phds (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Tolerating memory latency is a topic that is almost as old as computer architecture itself. As soon as computer designers figured out how to make the processor run faster than the memory, dealing with memory latency became an issue. The IBM 360 model 91, for example, introduced the idea of using dynamic scheduling to tolerate memory latency in 1967. (Update)
Similar documents based on text: More All
0.0: Two Case Studies In Latency Tolerant Architectures - James Bennett Michael (1994) (Correct)
0.0: Thesis Proposal: Latency Tolerant Architectures - James Bennett (Correct)
0.0: Seamless --- A Latency-Tolerant RISC-Based.. - Samuel Fineberg Fineberg (1992) (Correct)
BibTeX entry: (Update)
J.E. Bennett, "Latency Tolerant Architectures, " PhD thesis, Computer Science Dept., Stanford University, 1998. http://citeseer.ist.psu.edu/bennett98latency.html More
@misc{ bennett98latency,
author = "J. Bennett",
title = "Latency Tolerant Architectures",
text = "J.E. Bennett, Latency Tolerant Architectures, PhD thesis, Computer Science
Dept., Stanford University, 1998.",
year = "1998",
url = "citeseer.ist.psu.edu/bennett98latency.html" }
Citations (may not include all citations):1575 Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1990
443 Improving direct-mapped cache performance by the addition of.. - Jouppi - 1990
407 Trace scheduling: A technique for global microcode compactio.. (context) - Fisher - 1981
376 The cache performance and optimizations of blocked algorithm.. (context) - Lam, Rothberg et al. - 1991
353 Software pipelining: An effective scheduling technique for V.. (context) - Lam - 1988
344 Design and evaluation of a compiler algorithm for prefetchin.. - Mowry, Lam et al. - 1992
294 A loop transformation theory and an algorithm to maximize pa.. (context) - Wolf, Lam - 1991
275 Shade: A fast instruction-set simulator for execution profil.. - Cmelik, Keppel - 1993
241 A study of branch prediction strategies (context) - Smith - 1981
222 MIPS RISC Architecture (context) - Kane - 1988
212 The MIT Alewife machine: Architecture and performance - Agarwal, Bianchini et al. - 1990
212 APRIL: A processor architecture for multiprocessing - Agarwal, Lim et al. - 1990
193 Superscalar Microprocessor Design (context) - Johnson - 1991
180 Efficient context-sensitive pointer analysis for C programs - Wilson, Lam - 1995
171 Advanced Computer Architecture: Parallelism (context) - Hwang - 1993
[Article contains additional citations not shown here]
Documents on the same site (http://arith.stanford.edu/phds.html): More
Design of High-Performance Field Programmable Gate Arrays for Data.. - Lee (2001) (Correct)
A Redundant Digit Floating Point System - And The Committee (Correct)
High-Performance Arithmetic - For Division And (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC