See this document in CiteSeerX!

Dynamic Access Ordering for Symmetric Shared-Memory Multiprocessors (1994)  (Make Corrections)  (3 citations)
Sally A. McKee



  Home/Search   Context   Related

 
View or download:
virginia.edu/~techrep/CS9414.ps.Z
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  virginia.edu/pub/techrep...README (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Memory bandwidth is rapidly becoming the performance bottleneck in the application of high performance microprocessors to vector-like algorithms, including the "Grand Challenge" scientific problems. Caching is not the sole solution for these applications due to the poor temporal and spatial locality of their data accesses. Moreover, the nature of memories themselves has changed. Achieving greater bandwidth requires exploiting the characteristics of memory components "on the other side of the... (Update)

Similar documents based on text:   More   All
0.8:   Dynamic Access Ordering for Symmetric Shared-Memory Multiprocessors - McKee (1994)   (Correct)
0.5:   Hardware Support for Dynamic Access Ordering: Performance of Some.. - McKee (1993)   (Correct)
0.4:   Evaluation of Dynamic Access Ordering Hardware - McKee, Oliver, Wulf, Wright.. (1995)   (Correct)

Related documents from co-citation:   More   All
3:   Increasing Memory Bandwidth for Vector Computations - McKee, Moyer et al. - 1994
3:   Access Ordering and Effective Memory Bandwidth - Moyer - 1993
3:   High-speed DRAMs (context) - Quinnell - 1991

BibTeX entry:   (Update)

McKee, S.A., "Dynamic Access Ordering for Symmetric Shared-Memory Multiprocessors", Univ. of Virginia, Technical Report CS-94-14, April 1994. http://citeseer.ist.psu.edu/mckee94dynamic.html   More

@techreport{ mckee94dynamic,
    author = "Sally A. {McKee}",
    title = "Dynamic Access Ordering for Symmetric Multiprocessors",
    number = "CS-94-14",
    month = "1,",
    year = "1994",
    url = "citeseer.ist.psu.edu/mckee94dynamic.html" }
Citations (may not include all citations):
1575   Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1990
376   The Cache Performance and Optimizations of Blocked Algorithm.. (context) - Lam, Rothberg et al.
344   Design and Evaluation of a Compiler Algorithm for Prefetchin.. - Mowry, Lam et al. - 1992
180   Linpack User's Guide (context) - Dongarra - 1979
149   Software Prefetching (context) - Callahan, Kennedy et al. - 1991
122   An Effective On-Chip Preloading Scheme to Reduce Data Access.. (context) - Baer, Chen - 1991
111   More Iteration Space Tiling (context) - Wolfe - 1989
110   The Livermore Fortran Kernels: A Computer Test of the Numeri.. (context) - McMahon - 1986
109   Comparative Evaluation of Latency Reducing and Tolerating Te.. - Gupta, Hennessy et al. - 1991
107   Software Methods for Improvement of Cache Performance on Sup.. (context) - Porterfield - 1989
98   A set of Level 3 Basic Linear Algebra Subprograms (context) - Dongarra, DuCroz et al. - 1990
73   Iteration Space Tiling for Memory Hierarchies (context) - Wolfe - 1987
41   The Impact of Hierarchical Memory Systems on Linear Algebra .. (context) - Gallivan, Jalby et al. - 1987
38   Pseudo-Randomly Interleaved Memory - Rau - 1991
38   The Organization and Use of Parallel Memories (context) - Budnik, Kuck - 1971
38   Digital Equipment Corporation (context) - Handbook - 1992
33   Vector Access Performance in Parallel Memories Using a Skewe.. (context) - Harper, Jump - 1987
33   Blocking Linear Algebra Codes for Memory Hierarchies - Carr, Kennedy - 1989
32   Intel Corporation (context) - Microprocessor, Reference - 1991
32   Intel Corporation (context) - XP, Book - 1991
24   Guide to Parallel Programming on Sequent Computer Systems (context) - Anita - 1989
23   High-speed DRAMs (context) - Quinnell - 1991
22   Access Ordering and Effective Memory Bandwidth - Moyer - 1993
19   Address Transformation to Increase Memory Performance (context) - Harper - 1989
16   Mountain View (context) - Overview, Inc - 1992
16   A Vectorizing Software Pipelining Compiler for LIW and Super.. (context) - Meadows, Nakamoto et al.
14   the Floating Point Performance of the i860 Microprocessor (context) - Lee - 1992
13   Experimental Implementation of Dynamic Access Ordering - McKee, Klenke et al. - 1993
12   Code Generation for Streaming: An Access/Execute Mechanism (context) - Davidson, Benitez - 1991
12   Increasing Memory Bandwidth for Vector Computations - McKee, Moyer et al. - 1994
12   A New Era of Fast Dynamic RAMs (context) - Jones - 1992
12   The Chinese Remainder Theorem and the Prime Memory System (context) - Gao - 1993
11   The CONVEX C-1 64-bit Supercomputer (context) - Wallach - 1985
11   High Performance Microprocessor Architectures (context) - Katz, Hennessy - 1989
10   Scientific Computation: An Introduction with Parallel Comput.. (context) - Golub, Ortega - 1993
10   Cache Management by the Compiler (context) - Thabit - 1982
10   Hardware Support for Access Ordering: Performance of Some De.. (context) - McKee - 1993
9   High Bandwidth Memory Systems for Superscalar Processors (context) - Sohi, Franklin - 1991
8   Achieving High Performance on the i860 Microprocessor (context) - Lee - 1991
8   A Fast Path to One Memory (context) - Farmwald, Morring
8   The Organization of Matrices and Matrix Operations in a Page.. (context) - McKeller, Coffman - 1969
8   The NAS860 Library User's Manual (context) - Lee - 1993
7   An Analytic Model of SMC Performance - McKee - 1993
7   A Comparison of Three Current Superscalar Designs (context) - Laird - 1992
6   Breaking the Memory Bottleneck, Parts 1 & 2 (context) - Loshin, Budge - 1992
4   Special Report (context) - DRAMs - 1992
4   Automatic Program Transformations for Virtual Memory Compute.. (context) - Abu-Sufah, Kuck et al. - 1979
4   Uniprocessor SMC Performance on Vectors with Non-unit Stride.. - McKee - 1993
4   Dynamic RAM as Secondary Cache (context) - Hart - 1992
2   CONVEX Computer Corporation Document No (context) - Reference, Series - 1990
2   Why aren't Operating Systems Getter Faster As Fast As Hardwa.. (context) - Ousterhout - 1990
2   To Copy of Not to Copy: A Compile-Time Technique for Assessi.. (context) - Temam, Granston et al. - 1993
1   Vector Processing on the Alliant FX/8 Multiprocessors (context) - Abu-Sufah, Malony - 1986
1   The Influence of Memory Hierarchy on 123 Algorithm Organizat.. (context) - Gannon, Jalby - 1987

Documents on the same site (ftp://ftp.cs.virginia.edu/pub/techreports/README.html):   More
Fixed-Priority Scheduling of Periodic Tasks on Multiprocessor.. - Oh, Son (1995)   (Correct)
Mentat User's Manual - Grimshaw, Jr., Smoot, Weissman (1991)   (Correct)
Uniform Antimatroid Closure Spaces - Pfaltz, Karro (1998)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC