(Enter summary)
Abstract: A design is presented for the implementation of an event driven asynchronous buffering
mechanism which functions within a delay-insensitive two-phase handshake environment and
performs in a manner similar to that of a synchronous `tri-state' driver element.
The design is derived from a series of currently available asynchronous logic elements
that perform latching functions from within either a two-phase or a four-phase operational
medium. A solution to the problem of the correct generation of... (Update)
Similar documents based on text: More All
0.5: Estimations of Power Consumption in Asynchronous.. - Lloyd, Yakovlev.. (1998)
(Correct)
0.4: High Level Modelling and Design of Asynchronous Interface.. - Yakovlev, Koelmans.. (1995)
(Correct)
0.3: Modelling, Analysis and Synthesis of Asynchronous.. - Yakovlev..
(Correct)
BibTeX entry: (Update)
L. Lloyd, A. V. Yakovlev, and A. M. Koelmans. A 2-Phase Asynchronous Event Driven Buffer with Completition Detection Signalling. Technical Report 573, Department of Computing Science, University of Newcastle, February 1997. 22 http://citeseer.ist.psu.edu/lloyd97phase.html More
@misc{ lloyd97phase,
author = "L. Lloyd and A. Yakovlev and A. Koelmans",
title = "Phase Asynchronous Event Driven Buffer with Completition Detection Signalling",
text = "L. Lloyd, A. V. Yakovlev, and A. M. Koelmans. A 2-Phase Asynchronous Event
Driven Buffer with Completition Detection Signalling. Technical Report 573,
Department of Computing Science, University of Newcastle, February 1997.
22",
year = "1997",
url = "citeseer.ist.psu.edu/lloyd97phase.html" }
Citations (may not include all citations):
368
Analysis and Applications (context) - Nets - 1989
195
Department of Computer Science
- Design, an et al. - 1994
83
Communications of the ACM (context) - Micropipelines - 1989
80
The Design of an Asynchronous Microprocessor (context) - Martin, Burns et al. - 1989
74
Petrify: a tool for manipulating concurrent specifications a..
- Cortadella, Kondratyev et al. - 1996
67
Asynchronous Design Methodologies: An Overview
- Hauck - 1995
37
A Formal Approach to Designing Delay-Insensitive Circuits (context) - Ebergen - 1991
33
Synthesizing Petri Nets from State-Based Models
- Cortadella, Kishinevsky et al. - 1995
30
A Formal Model for Defining and Classifying Delay-Insensitiv.. (context) - Udding - 1986
23
A Unified Signal Transition Graph Model for Asynchronous Con..
- Yakovlev, Lavagno et al. - 1992
18
Synthesis and Testing of Bounded Wire Delay Asynchronous Cir..
- Lavagno - 1992
16
Computer Architecture: A Quantative Approach (context) - Henessey, Patterson - 1990
2
WARP TM VHDL Development System: WARP Synthesis Compiler Man.. (context) - Semiconductor - 1995
2
AMULET 1: A Micropipelined Arm
- Furber, Day et al. - 1994
2
The ADLX: An Asynchronous RISC Implementation of the DLX Mic.. (context) - Lloyd - 1995
[Article contains additional citations not shown here]
Documents on the same site (http://www.cs.ncl.ac.uk/old/research/trs/papers/): More
Proof in the Analysis of a Model of a Tracking System - Fitzgerald, Jones (1997)
(Correct)
Distributed Transactions in Java - Little, Shrivastava (1997)
(Correct)
Computing Replica Placement in Distributed Systems - McCue, Little (1992)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC