See this document in CiteSeerX!

Embedded Software Verification in Hardware-Software Codesign (2000)  (Make Corrections)  (6 citations)
Pao-Ann Hsiung



  Home/Search   Context   Related

 
View or download:
ccu.edu.tw/~pahsiung/pu...certsjsa.pdf
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  ccu.edu.tw/~pah...lications.shtml (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Concurrent Embedded Real-Time Software (CERTS) is intrinsically different from traditional, sequential, independent, and temporally unconstrained software. The verification of software is more complex than hardware due to inherent flexibilities (dynamic behavior) that incur a multitude of possible system states. The verification of CERTS is all the more difficult due to its concurrency and embeddedness. The work presented here shows how the complexity of CERTS verification can be reduced... (Update)

Context of citations to this paper:   More

...that before scheduling. This approach allows more scalable verification for embedded real time applications as has been emphasized in [27]. 3.5. Generator Generator component of VERTAF is responsible for generating the OO code for an embedded real time application under...

.... synthesis, there are also some recent work on the verification of software in an embedded system such as the Schedule Verify Map method [12], linear hybrid automata techniques [10, 13] and mapping strategy [8] Controller synthesis for plants (also called supervisor synthesis)...

Cited by:   More
Automating Formal Modular Verification of Asynchronous.. - Hsiung, Cheng   (Correct)
Extended Quasi-Static Scheduling for Formal Synthesis and Code.. - Su, Hsiung (2002)   (Correct)
Formal Synthesis of Real-Time Embedded Software by Time-Memory.. - Hsiung, Gau (2002)   (Correct)

Active bibliography (related documents):   More   All
1.1:   Formal Synthesis And Control Of Soft Embedded Real-Time Systems - Hsiung (2001)   (Correct)
0.8:   Efficient and User-Friendly Verification - Wang, Hsiung (2002)   (Correct)
0.4:   RESS: Real-Time Embedded Software Synthesis and Prototyping .. - Lee, Hsiung, Wu, Su   (Correct)

Similar documents based on text:   More   All
0.5:   The DFN-CERT Experience: Building up a new CERT within Europe - Kossakowski (1994)   (Correct)
0.4:   ESSP: An Embedded Software Synthesis and Prototyping.. - Lee, Hsiung, Wu, Su   (Correct)
0.4:   Synthesis of Embedded Software Using Free-Choice Petri.. - Sgroi, Lavagno.. (1999)   (Correct)

Related documents from co-citation:   More   All
4:   Hardware-software timing coverification of distributed embedded systems - Fu, Lee et al. - 2000
3:   Hardware-software timing coverification of concurrent embedded real-time systems (context) - Hsiung - 2000
3:   Timing coverification of concurrent embedded real-time systems - Hsiung - 1999

BibTeX entry:   (Update)

P.-A. Hsiung. Embedded software verification in hardware-software codesign. Journal of Systems Architecture --- the Euromicro Journal, 46(15):1435--1450, December 2000. http://citeseer.ist.psu.edu/hsiung00embedded.html   More

@misc{ hsiung00embedded,
  author = "P. Hsiung",
  title = "Embedded software verification in hardware-software codesign",
  text = "P.-A. Hsiung. Embedded software verification in hardware-software codesign.
    Journal of Systems Architecture --- the Euromicro Journal, 46(15):1435--1450,
    December 2000.",
  year = "2000",
  url = "citeseer.ist.psu.edu/hsiung00embedded.html" }
Citations (may not include all citations):
1726   Graph-based algorithms for boolean function manipulation - Bryant - 1986
404   Symbolic model checking for real-time systems - Henzinger, Nicollin et al. - 1992
399   The algorithmic analysis of hybrid systems - Alur, Courcoubetis et al. - 1995
299   Model checking for real-time systems (context) - Alur, Courcoubetis et al. - 1990
232   Hybrid automata: an algorithmic approach to the specificatio.. - Alur, Courcoubetis et al. - 1993
214   An old-fashioned recipe for real time - Abadi, Lampoft - 1991
184   Automata for modeling real-time systems (context) - Alur, Dill - 1994
161   Hardwaresoftware Co-design of Embedded Systems: the POLIS ap.. (context) - Balarin - 1997
148   A fast mutual exclusion algorithm - Lamport - 1987
141   Timing assumptions and verification of finite-state concurre.. (context) - Dill - 1989
120   Handbook of Theoretical Computer Science (context) - Emerson, modal - 1990
103   the synthesis of discrete controllers for timed systems (context) - Maler, Pnueli et al. - 1995
70   Symbolic controller synthesis for discrete and timed systems - Asarin, Maler et al. - 1995
44   An implementation of three algorithms for timing verificatio.. - Alur, Courcoubetis et al. - 1992
36   Controller synthesis for timed automata - Asarin, Maler et al. - 1998
34   A framework for scheduler synthesis - Altisen, Gobler et al. - 1999
18   Synthesis of embedded software using freechoice petri nets - Sgroi, Lavagno et al. - 1999
16   Software synthesis of process-based concurrent programs - Lin - 1998
16   the construction of submodule specifications and communicati.. (context) - Merlin, Bochman - 1983
8   Software synthesis for complex reactive embedded systems (context) - Balarin, Chiodo - 1999
8   Fischer's protocol revisited: a simple proof using modal con.. - Larsen, Steffen et al. - 1996
7   The control of dense real-time discrete event systems (context) - Wong-Toi, Hoffman - 1992
6   User-friendly verification - Hsiung, Wang - 1999
6   Compositional software synthesis of communicating processes (context) - Zhu, Lin
6   Efficient compilation of process-based concurrent programs w.. (context) - Lin - 1998
4   Timing coverification of concurrent embedded real-time syste.. - Hsiung - 1999
2   A state-graph manipulator tool for real-time system specific.. - Hsiung, Wang - 1998



The graph only includes citing articles where the year of publication is known.


Documents on the same site (http://www.cs.ccu.edu.tw/~pahsiung/publications/publications.shtml):   More
CMAPS: A Cosynthesis Methodology for Application-Oriented.. - Hsiung, Lee, Chen (1998)   (Correct)
Scheduling System Verification - Hsiung, Wang, Kuo (1999)   (Correct)
Iterative Refinement and Condensation for State-graph Construction - Farn Wang (1998)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC