Steven M. Nowick, David L. Dill  Home/Search
Context Related
| columbia.edu/~nowi...altcad95paper.ps Cached: PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
PS.gz PS Image Update HelpFrom: usc.edu/~tugsinav/readls...readls (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper describes a new method for exact hazard-free logic minimization of Boolean functions. Given an incompletely-specified Boolean function, the method produces a minimum-cost sum-ofproducts implementation which is hazard-free for a given set of multiple-input changes, if such a solution exists. The method is a constrained version of the Quine-McCluskey algorithm. It has been automated and applied to a number of examples. Results are compared with results of a comparable non-hazard-free... (Update)
Similar documents based on text: More All
1.8: Exact Two-Level Minimization of Hazard-Free Logic with.. - Nowick, Dill (1992) (Correct)
0.6: Synthesis of 3D Asynchronous State Machines * - Kenneth Yun David (Correct)
0.3: Fast Heuristic and Exact Algorithms for Two-Level.. - Theobald, Nowick (1998) (Correct)
BibTeX entry: (Update)
S. M. Nowick, D. L. Dill, "Exact Two-Level Minimization of Hazard-Free Logic with Multiple-Input Changes", in Proceedings of ICCAD, pp. 626-630, 1992. http://citeseer.ist.psu.edu/article/nowick92exact.html More
@inproceedings{ steven92exact,
author = "Nowick, Steven M. and Dill, David L.",
title = "Exact Two-Level Minimization of Hazard-Free Logic with Multiple-Input Changes",
booktitle = "Proc. International Conf. Computer-Aided Design ({ICCAD})",
publisher = "IEEE Computer Society Press",
year = "1992",
url = "citeseer.ist.psu.edu/article/nowick92exact.html" }
Citations (may not include all citations):296 Logic Minimization Algorithms for VLSI Synthesis (context) - Brayton, Hachtel et al. - 1984
138 Synthesis of self-timed VLSI circuits from graph-theoretic s.. (context) - Chu - 1987
99 Asynchronous Sequential Switching Circuits (context) - Unger - 1969
78 Synthesis of timed asynchronous circuits - Myers, Meng - 1992
75 Compiling communicating processes into delay-insensitive VLS.. (context) - Martin - 1986
64 Automatic gate-level synthesis of speed-independent circuits (context) - Beerel, Meng - 1992
50 Algorithms for synthesis of hazardfree asynchronous circuits - Lavagno, Keutzer et al. - 1991
50 Automatic synthesis of asynchronous circuits from high-level.. (context) - Meng, Brodersen et al. - 1989
48 Optimized synthesis of asynchronous control circuits from gr.. (context) - Vanbekbergen, Catthoor et al. - 1990
45 Logic Design Principles: with emphasis on testable semicusto.. (context) - McCluskey - 1986
42 asynchronous state machines (context) - Yun, Dill et al. - 1992
41 Automatic synthesis of locally-clocked asynchronous state ma.. (context) - Nowick, Dill - 1991
35 Translating concurrent programs into delay-insensitive circu.. (context) - Brunvand, Sproull - 1989
34 Synthesis of asynchronous state machines using a local clock (context) - Nowick, Dill - 1991
30 Hazard detection in combinational and sequential switching c.. (context) - Eichelberger - 1965
[Article contains additional citations not shown here]
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www-scf.usc.edu/~tugsinav/readls/readls.html): More
Synthesis of Asynchronous Circuits for Stuck-at and Robust.. - Nowick, Jha, Cheng (1995) (Correct)
OPTIMISTA: State Minimization of Asynchronous FSMs for.. - Fuhrer, Nowick (Correct)
Fast Heuristic and Exact Algorithms for Two-Level.. - Theobald, Nowick (1998) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC