Olivier Coudert, Jason Cong, et al.  Home/Search
Context Related
| ucla.edu/~cong/pap...00_increment.ps.gz Cached: PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
PS.gz PS Image Update HelpFrom: ucla.edu/~cong/publications (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Comprehensive study of incremental algorithms and solutions in the context of CAD tool development is an open area of research with a great deal of potential. Incremental algorithms for synthesis and layout are needed when design undergoes local or incremental change. Often these local changes are made to react to local change in the design, correct local errors or to make local improvements in one or more of the design quality metrics. In this paper we outline fundamental problems in... (Update)
Cited by: More
Incremental Timing Budget Management in Programmable - Systems Bozorgzadeh Ghiasi (Correct)
Active bibliography (related documents): More All
2.1: IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED.. - Jason Cong Fellow (Correct)
1.3: An Interconnect-Centric Design Flow for Nanometer Technologies - Cong (1999) (Correct)
1.2: An Implicit Connection Graph Maze Routing Algorithm for ECO.. - Cong, Fang, Khoo (1999) (Correct)
Similar documents based on text: More All
0.3: Design and Analysis of Physical Design Algorithms - Sarrafzadeh, Bozorgzadeh.. (2001) (Correct)
0.2: Incremental Physical Design - Jason Cong Computer (2000) (Correct)
0.2: Efficient Algorithms for the Minimum Shortest Path Steiner.. - Cong, Kahng, Leung (1998) (Correct)
Related documents from co-citation: More All
2: On Computation and Resource Management in an FPGA-based Computing Environment (context) - Ghiasi, Nguyen et al. - 2003
2: An Efficient Methodology for Symbolic Compaction of Analog IC's with Multiple Sy.. - Felt, Charbon et al. - 1992
2: On Computation and Resource Management in Networked Embedded Systems - Ghiasi, Nguyen et al. - 2003
BibTeX entry: (Update)
O. Coudert, J. Cong, S. Malik, and M. Sarrafzadeh. " Incremental CAD. In Proc. of IEEE/ACM International Conference on Computer-Aided Design, pp. 236 244, 2000. http://citeseer.ist.psu.edu/coudert00incremental.html More
@inproceedings{ coudertincremental,
author = "Olivier Coudert and Jason Cong and Sharad Malik and Majid Sarrafzadeh",
title = "Incremental {CAD}",
pages = "236--244",
url = "citeseer.ist.psu.edu/coudert00incremental.html" }
Citations (may not include all citations):91 An algorithm for path connections and its applications (context) - Lee - 1961
80 A new approach to rectangle intersections (context) - Edelsbrunner - 1983
75 Performance optimization of VLSI interconnect layout - Cong, Koh et al. - 1996
59 TILOS: A posynomial programming approach to transistor sizin.. (context) - Fishburn, Dunlop - 1985
53 Buffer placement in distributed RC-tree networks for minimal.. (context) - van Ginneken - 1990
48 Performance Oriented Technology Mapping (context) - Touati - 1990
43 An exact solution to the transistor sizing problem for cmos .. - Vaidya, Sapatnekar et al. - 1993
43 Kluwer Academic Publishers (context) - Hachtel, Somenzi et al. - 1996
37 Magic: A VLSI layout system (context) - Ousterhout, Hamachi et al. - 1984
26 Gate sizing in mos digital circuits with linear programming (context) - Jess, Berkelaar - 1990
26 Corner stitching: a data-structuring technique for VLSI layo.. (context) - Ousterhout - 1984
24 Layout driven technology mapping (context) - Pedram, Bhat - 1991
22 Pathfinder: a negotiation-based performance-driven router fo.. - McMurchie, Ebeling - 1995
20 Logical effort: Designing for speed on the back of an envelo.. (context) - Sproull, Sutherland - 1991
19 Theory and algorithm of localrefinement -based optimization .. - Cong, He - 1999
16 Behavior of Congestion Minimization During Placement (context) - Wang, Sarrafzadeh - 1999
16 Incremental Synthesis (context) - Brand, Drumm et al. - 1994
15 Interconnect layout optimization by simultaneous steiner tre.. - Okamoto, Cong - 1996
14 An interactive maze router with hints (context) - Arnold, Scott - 1988
14 Incremental Physical Design - Cong, Sarrafzadeh - 2000
13 Multi-center Congestion Estimation and Minimization During P.. - Eguro, Wang et al. - 2000
13 DUNE: A multi-layer gridless routing system with wire planni.. - Fang, Cong et al. - 2000
13 Recent advances in VLSI layout (context) - Kuh, Ohtsuki - 1990
12 New algorithms for gate sizing: A comparative study - Manne, Coudert et al. - 1996
12 Rectilinear shortest paths and minimum spanning trees in the.. (context) - Wu, Widmayer et al. - 1987
12 Simultaneous routing and buffer insertion with restrictions .. - Zhou, Wong et al. - 1999
12 An implicit connection graph maze routing algorithm for ECO .. - Cong, Fang et al. - 1999
10 Fast maze router (context) - Soukup - 1978
9 BooleDozer: Logic Synthesis for ASICs (context) - Stok, Kung et al. - 1996
9 Incremental Routing in FPGAs (context) - Emmert, Bhatia - 1998
9 Gridless routers --- new wire routing algorithms based on co.. (context) - Ohtsuki - 1985
8 A delay model for logic synthesis of continuously-sized netw.. (context) - Grodstein, Lehman et al. - 1995
8 Finding obstacle-avoiding shortest paths using implicit conn.. (context) - Zheng, Lim et al. - 1996
8 A shortest path algorithm for grid graphs (context) - Hadlock - 1977
7 Simultaneous buffer insertion and non-Hanan optimization for.. - Hu, Sapatnekar - 1999
6 Touch and cross router (context) - Kawamura, Shindo et al. - 1990
5 IEEE Transactions on ComputerAided Design (context) - Lin, Hsu et al. - 1989
5 On graphs preserving rectilinear shortest paths in the prese.. (context) - Widmayer - 1991
5 A fast linesearch method based on a tile plane (context) - Sato, Sakanaka et al. - 1987
5 A tile-expansion router (context) - Margarino, Romano et al. - 1987
4 Minimal Logic Resynthesis for Engineering Change - Swamy, Rajamani et al. - 1997
4 A simultaneous routing tree construction and fanout optimiza.. (context) - Salek, Lou et al. - 1998
4 Via design rule consideration in multi-layer maze routing al.. - Cong, Fang et al. - 1999
3 Interleaving buffer insertion and transistor sizing into a s.. - Jiang, Sapatnekar et al. - 1998
3 Incremental Layout Placement Modification Algorithms (context) - Choy, Cheung et al. - 1996
3 Chip-level area routing (context) - Liu, Tseng et al. - 1998
3 A method of pattern data management of PWB layout system (context) - Kato, Ohhira et al. - 1987
2 Discrete drive selection for continuous sizing (context) - Haddad, van Ginneken et al. - 1997
2 A sequential detailed router for huge grid graphs - Hetzel - 1998
1 and Prakash Narain (context) - Brand, Drumm et al. - 1994
1 Gate sizing for constrained delay /power/area optimization (context) - Coudert - 1997
1 Mismatches of Incremental Optimizers and Instance Perturbati.. (context) - Kahng, Mantik - 2000
1 A Timing Constrained Incremental Routing Algorithm for Symme.. - Raman, Liu et al. - 1996
1 Layout driven logic restructuring and decomposition (context) - Pedram, Bhat - 1991
1 An Incremental Floorplanner (context) - Crenshaw, Sarrafzadeh et al. - 1999
1 DRAGON2000: A Fast StandardCell Placement Tool (context) - Yang, Wang et al. - 2000
1 Technology mapping for field programmable gate arrays with i.. (context) - Cong, Huang - 2000
Documents on the same site (http://ballade.cs.ucla.edu/~cong/publications.html): More
On Nominal Delay Minimization in LUT-Based FPGA Technology Mapping - Cong, Ding (1994) (Correct)
RASP: A General Logic Synthesis System for SRAM-based FPGAs - Cong, Peck, Ding (1996) (Correct)
Exploiting Signal Flow and Logic Dependency in Standard Cell.. - Cong, Xu (1995) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC