Ratan Nalumasu, Ganesh Gopalakrishnan  Home/Search
Context
Related
| utah.edu/techreports/...UUCS98017.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: utah.edu/techreports/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper presents a partial order reduction algorithm, called Two phase, that preserves stutter free LTL properties. Two phase dramatically reduces the number of states visited compared to previous partial order reduction algorithms on most practical protocols. The reason can be traced to a step of the previous algorithms, called the proviso step, that specifies a condition on how a state that closes a loop is expanded. Two phase avoids this step, and uses a new execution approach to obtain... (Update)
Similar documents (at the sentence level):
44.0%: An Efficient Partial Order Reduction Algorithm with an.. - Nalumasu, Gopalakrishnan (2000) (Correct)
Active bibliography (related documents): More All
1.0: PV: A Model-Checker for Verifying LTL-X Properties - Nalumasu, Gopalakrishnan (1997) (Correct)
0.7: A New Partial Order Reduction Algorithm for Concurrent System .. - Ratan Nalumasu (1997) (Correct)
0.3: Partial-Order Reduction and Trail Improvement in.. - Edelkamp.. (2004) (Correct)
Similar documents based on text: More All
0.8: Resume - Nalumasu (Correct)
0.7: Partial Order Reduction without the Proviso - Nalumasu, Gopalakrishnan (1996) (Correct)
0.6: An Improvement to Partial Order Reductions - Nalumasu, Gopalakrishnan (Correct)
BibTeX entry: (Update)
@techreport{ nalumasu98partial,
author = "Ratan Nalumasu and Ganesh Gopalakrishnan",
title = "A Partial Order Reduction Algorithm without the Proviso",
number = "UUCS-98-017",
pages = "22",
year = "1998",
url = "citeseer.ist.psu.edu/nalumasu98partial.html" }
Citations (may not include all citations):1097 Automatic verification of finite-state concurrent systems us.. (context) - Clarke, Emerson et al. - 1986
405 Depth-first search and linear graph algorithms (context) - Tarjan - 1972
267 Computer-Aided Verification of Coordinating Processes: The A.. (context) - Kurshan - 1994
135 Partial-Order Methods for the Verification of Concurrent Sys.. - Godefroid - 1994
132 Using partial orders for the efficient verification of deadl.. (context) - Godefroid, Wolper - 1992
112 Memory efficient algorithms for the verification of temporal.. - Courcoubetis, Vardi et al. - 1990
108 Combining partial order reductions with on-the-fly model-che.. (context) - Peled - 1994
108 An improvement in formal verification - Holzmann, Peled - 1994
102 Design and Validation of Computer Protocols (context) - Holzmann - 1991
85 Special issue on Formal Methods in Software Practice (context) - Holzmann, checker et al. - 1997
78 Handbook of Theoretical Computer Science (context) - van Leeuwen - 1990
68 one for all: On model checking using representatives (context) - Peled, one - 1993
62 Reduction: A method of proving properties of parallel progra.. (context) - Lipton - 1975
57 Reasoning About Parallel Architectures (context) - Collier - 1992
56 fly verification with stubborn sets (context) - Valmari - 1993
53 Coverage preserving reduction strategies for reachability an.. - Holzmann, Godefroid et al. - 1992
39 Refining dependencies improves partial-order verification me.. (context) - Godefroid, Pirottin - 1993
38 On nested depth first search - Holzmann, Peled et al. - 1996
38 Partial-order reduction in symbolic state space exploration - Alur, Brayton et al. - 1997
31 Formal specification of abstract memory models (context) - Dill, Park et al. - 1993
16 low-cost multiprocessor bus for workstations and midrange se.. (context) - Bryg, Chan et al. - 1996
9 A comparison of software and hardware synchronization mechan.. - Carter, Kuo et al. - 1996
7 Formal modeling and validation applied to a commercial coher.. - Gopalakrishnan, Ghughal et al. - 1997
5 Verifying hardware in its software context (context) - Kurshan, Levin et al. - 1997
4 The stanford murphi verifier (context) - Dill - 1996
3 A new partial order reduction algorithm for concurrent syste.. - Nalumasu, Gopalakrishnan - 1997
3 Holzmann and Doron Peled (context) - Gerard - 1996
2 Partial order reductions without the proviso - Nalumasu, Gopalakrishnan - 1996
1 Technical Report ITD-95-27619V (context) - Nalumasu, Kurshan et al. - 1995
1 PV: a model-checker for verifying ltlx properties - Nalumasu, Gopalakrishnan - 1997
1 Also in Computer Aided Verification (context) - Valmari, attack et al. - 1990
Documents on the same site (http://www.cs.utah.edu/techreports/): More
Instrumented Sensor System - Practice - Dekhil, Henderson (1997) (Correct)
Notes on Thread Models in Mach3.0 - Ford, Hibler, Lepreau (1993) (Correct)
A Fast Parallel Squarer Based on Divide-and-Conquer - Yoo, Smith, Gopalakrishnan (1995) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC