(Enter summary)
Abstract: Reliability assessment is an important part of the design process of digital integrated circuits. We observe that a common thread that runs through most causes of run-time failure is the extent of circuit activity, i.e., the rate at which its nodes are switching. We propose a new measure of activity, called the transition density, which may be defined as the "average switching rate" at a circuit node. Based on a stochastic model of logic signals, we rigorously define the transition density and... (Update)
Context of citations to this paper: More
...roots and are strongly correlated. The strength of the correlation is represented by , which can be obtained using a probabilistic approach [11] [13] X. ONGOING FUTURE WORKS A. Stability Analysis Although the exact is stable as shown in (31) the stability for the one pole...
.... of a circuit and certain statistics of its input signals such as the average signal probability or average transition density [9]. This abstract mapping hides the implementation details of a circuit while allowing its evaluation under the workload of the specific...
Cited by: More
Unknown -
(Correct)
Low Power Architectural Design Methodologies - Landman (1994)
(Correct)
FLAW: FPGA Lifetime AWareness - Suresh Srinivasan Prasanth (2006)
(Correct)
Similar documents (at the sentence level):
58.3%: Transition Density, A Stochastic Measure of Activity in.. - Farid Najm Semiconductor (1991)
(Correct)
37.1%: Transition Density, A New Measure of Activity in Digital Circuits - Najm (1992)
(Correct)
Active bibliography (related documents): More All
0.2: Low-pass Filter for Computing the Transition Density in Digital .. - Farid Najm (1994)
(Correct)
0.1: Power Minimization in IC Design: Principles and Applications - Pedram (1996)
(Correct)
0.1: Power Estimation and Optimization at the Logic - Level Massoud Pedram
(Correct)
Similar documents based on text: More All
0.0: High-Level Power Estimation with Interconnect Effects - Büyüksahin, Najm (2000)
(Correct)
0.0: High-Level Area and Power Estimation for VLSI Circuits - Nemani, Najm (1997)
(Correct)
0.0: Power Modeling for High Level Power Estimation - Gupta, Najm (2000)
(Correct)
Related documents from co-citation: More All
22: Estimation of Average Switching Activity in Combinational and Sequential Circuit..
- Ghosh, Devadas et al. - 1992
15: Low-Power CMOS Digital Design
- Chandrakasan, Sheng et al. - 1992
12: A Monte Carlo Approach for Power Estimation
- Burch, Najm et al. - 1993
BibTeX entry: (Update)
F. Najm, "Transition Density, A Stochastic Measure of Activities in Digital Circuits", DAC, pp. 644-649, 1991. http://citeseer.ist.psu.edu/najm91transition.html More
@inproceedings{ najm91transition,
author = "Farid N. Najm",
title = "Transition Density, A Stochastic Measure of Activity in Digital Circuits",
booktitle = "Design Automation Conference",
pages = "644--649",
year = "1991",
url = "citeseer.ist.psu.edu/najm91transition.html" }
Citations (may not include all citations):
1726
Graph-based algorithms for Boolean function manipulation
- Bryant - 1986 ACM DBLP
316
Efficient implementation of a BDD package (context) - Brace, Rudell et al. - 1990 ACM DBLP
110
The Theory of Stochastic Processes (context) - Cox, Miller - 1968
62
Probabilistic treatment of general combinational networks (context) - Parker, McCluskey - 1975 DBLP
51
Probabilistic simulation for reliability analysis of CMOS VL..
- Najm, Burch et al. - 1990
27
PREDICT - probabilistic estimation of digital circuit testab.. (context) - Seth, Pan et al. - 1985
25
Random pattern testability (context) - Savir, Ditlow et al. - 1984 DBLP
21
NY: McGraw-Hill Book Co (context) - Papoulis, Random et al. - 1984
14
Estimate of signal probability in combinational logic networ.. (context) - Ercolani, Favalli et al. - 1989
5
CA: Holden-Day Inc (context) - Parzen, Processes et al. - 1962
3
Bounding signal probabilities in combinational circuits (context) - Markowsky - 1987 ACM DBLP
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://power.csl.uiuc.edu/~najm/pubs.html): More
Computation of Bus Current Variance for Reliability.. - Najm, Hajj, Yang (1989)
(Correct)
Technology Decomposition for Low-Power Synthesis - Rajendran Panda (1995)
(Correct)
Towards a High-Level Power Estimation Capability - Najm (1996)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC