See this document in CiteSeerX!

An Evaluation of a Compiler Optimization for Improving the Performance of a Coherence Directory (1994)  (Make Corrections)  
Farnaz Mounes-Toussi, David J. Lilja, Zhiyuan Li
International Conference on Supercomputing



  Home/Search   Context   Related

 
View or download:
umn.edu/pub/facult...ducedinvics94.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  umn.edu/Research/A...agassiz_pubs (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Both hardware-controlled and compiler-directed mechanisms have been proposed for maintaining cache coherence in largescale shared-memory multiprocessors, but both of these approaches have significant limitations. We examine the potential performance improvement of a new software-hardware controlled cache coherence mechanism [18]. This approach augments the run-time information available to a directorybased coherence mechanism with compile-time analysis that statically identifies write... (Update)

Similar documents (at the sentence level):
28.7%:   Using Compiler Assistance to Reduce the Network Traffic - Requirements Of..   (Correct)

Active bibliography (related documents):   More   All
1.5:   The Potential of Compile-Time Analysis to Adapt the Cache.. - Mounes-Toussi, Lilja (1995)   (Correct)
0.6:   Write Buffer Design for Cache-Coherent Shared-Memory.. - Mounes-Toussi, Lilja (1995)   (Correct)
0.5:   The Interaction Of Compilation Technology And Computer.. - Edited By   (Correct)

Similar documents based on text:   More   All
0.2:   Von Neumann Computers - Eigenmann, Lilja (1998)   (Correct)
0.1:   Exploiting the Prefetching Effect Provided by Executing.. - Lilja, Kunkel (2002)   (Correct)
0.1:   Masking Memory Access Latency with a Compiler-Assisted Data.. - VanderWiel (1998)   (Correct)

BibTeX entry:   (Update)

@inproceedings{ mounestoussi94evaluation,
    author = "Farnaz Mounes-Toussi and David J. Lilja and Zhiyuan Li",
    title = "An evaluation of a compiler optimization for improving the performance of a coherence directory",
    booktitle = "International Conference on Supercomputing",
    pages = "75-84",
    year = "1994",
    url = "citeseer.ist.psu.edu/mounes-toussi94evaluation.html" }
Citations (may not include all citations):
217   The Perfect Club benchmarks: Effective performance evaluatio.. - Berry, Chen et al. - 1989
170   LimitLESS directories: A scalable cache coherence scheme - Chaiken, Kubiatowicz et al. - 1991
96   A characterization of sharing in parallel programs and its a.. (context) - Eggers, Katz - 1988
64   Array privatization for parallel execution of loops - Li - 1992
59   Analysis of cache invalidation patterns in multiprocessors (context) - Gupta, Weber - 1989
51   Reducing memory and traffic requirements for scalable direct.. - Gupta, Weber et al. - 1990
50   Structured dataflow analysis for arrays and its use in an op.. (context) - Gross, Steenkiste - 1990
49   An economical solution to the cache coherence problem (context) - Archibald, Bear - 1984
48   Evaluating the performance of four snooping cache coherency .. (context) - Eggers, Katz - 1989
46   Cache coherence in large-scale shared memory multiprocessors.. - Lilja - 1993
41   A cache coherence scheme with fast selective invalidation (context) - Cheong, Veidenbaum - 1988
41   Restructuring a parallel simulation to improve cache behavio.. - Cheriton, Goosen et al. - 1989
31   Incremental dependence analysis (context) - Rosene - 1990
30   Evaluating the performance of software cache coherence (context) - Owicki, Agarwal - 1989
29   Shared data placement optimizations to reduce multiprocessor.. (context) - Torrellas, Lam et al. - 1990
19   Parafrase--2: An environment for parallelizing (context) - Polychronopoulos, Girkar et al. - 1989
18   A timestamp--based cache coherence scheme - Min, Baer - 1989
12   A version control approach to cache coherence (context) - Cheong, Veidenbaum - 1989
10   Cache protocol with partial block invalidation (context) - Chen, Dubois - 1993
9   Efficient use of dynamically tagged directories through comp.. (context) - Nguyen, Li et al. - 1993
7   Combining hardware and software cache coherence strategies (context) - Lilja, Yew - 1991
7   A performance comparison of directory--based and timestamp--.. (context) - Min, Baer - 1990
5   Comparison and analysis of software and directory coherence .. (context) - Chen, Veidenbaum - 1991
5   A new solution to coherence problems in multicache coherency.. (context) - Censier, Feautrier - 1978
3   International Symposium on Computer Architecture (context) - Dubois, Scheurich et al. - 1986
2   Software assistance for directory--based caches - Li - 1994
2   Performance limits of compiler--directed multiprocessor cach.. (context) - Mounes-Toussi, Lilja - 1994
2   A software coherence scheme with the assistance of directori.. (context) - Chen, Veidenbaum - 1991
2   A compiler--assisted adaptive scheme for coherence caches (context) - Nguyen, Toussi et al. - 1994
2   A cache coherency protocol for multiprocessors with multista.. (context) - Stenstrom - 1989

Documents on the same site (http://www.cs.umn.edu/Research/Agassiz/agassiz_pubs.html):   More
Write Buffer Design for Cache-Coherent Shared-Memory.. - Mounes-Toussi, Lilja (1995)   (Correct)
Reducing Cache Misses for CC-NUMA by Careful Page-Mapping - Jian Huang   (Correct)
Experiments with a Task Partitioning Model for Heterogeneous.. - Lilja (1992)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC