MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  Abstraction techniques for validation coverage analysis and test generation (1998) [36 citations — 4 self]

Download:
pdf | ps
by Jacob A. Abraham, Yatin V. Hoskote, Dinos Moundanos, Dinos Moundanos
IEEE Trans. Computers
http://www.cerc.utexas.edu/~moundan/journal.ps
Add To MetaCart

Abstract:

The enormous state spaces which must be searched when verifying the correctness of, or generating tests for complex circuits, precludes the use of traditional approaches. Difficult and hard-to-find abstractions are often required to simplify the circuits and make the problems tractable. This paper presents a simple and automatic method to extract the control flow of a circuit so that the resulting manageable state space can be explored for validation coverage analysis and automatic test generation. This control flow, capturing the essential "behavior" of the circuit, is represented as a finite state machine called the ECFM (Extracted Control Flow Machine). Simulation is currently the primary means of verifying large circuits, but an open problem is the definition of a coverage measure for simulation vectors. We define functional coverage as the amount of control behavior (the ECFM) covered by the test suite, thus providing a pragmatic solution to the problem. We then combine formal verification techniques, using BDDs as the underlying technology, with traditional ATPG algorithms, to automatically generate additional sequences which traverse uncovered parts of the state graph of the control logic of the circuit, thus providing a means of augmenting the functional verification tests. Additionally, we demonstrate how the same abstraction techniques can complement traditional ATPG techniques when attacking hard-to-detect faults in the control part of the design, for which conventional ATPG techniques alone prove to be inadequate, or inefficient at best. Results on large designs show orders of magnitude improvement over conventional algorithms. 1

Citations

2317 Graph-Based Algorithms for Boolean Function Manipulation – Bryant - 1986
216 HITEC: A test generation package for sequential circuits – Niermann, Patel - 1991
173 Sequential circuit verification using symbolic model checking – Burch, Clarke, et al. - 1990
118 Implicit state enumeration of finite state machines using BDD's – Touati, Savoj, et al.
99 Verification of sequential machines using Boolean functional vectors – Coudert, Berthet, et al. - 1989
57 Architecture validation for processors – Ho, Yang, et al. - 1995
38 Logic design verification via test generation – Abadir, Ferguson, et al. - 1988
34 Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration – Cho, Hatchel, et al. - 1993
32 Automatic functional test generation using the extended finite state machine model – Cheng, Krishnakumar - 1993
24 Automatic Extraction of the control flow machine and application to evaluating coverage of verification vectors – Hoskdte, Moundanos, et al. - 1995
16 Coverage-Directed Test Generation Using Symbolic Techniques – Geist, Farkas, et al. - 1996
13 AQUILA: An equivalence verifier for large sequential circuits – Huang, Cheng, et al. - 1997
12 A functional fault model for sequential machines – Cheng, Jou - 1992
11 Implementing Safety-Critical Systems: The VIPER Microprocessor – Cullyer - 1988
11 A Unified Framework for Design Validation and Manufacturing Test – Moundanos, Abraham, et al. - 1996
8 Diagnosis and correction of logic design errors in digital circuits – Chung, Wang, et al. - 1993
6 Functional VLSI design verification methodology for the CM-5 massively parallel supercomputer – Pierre, Cassiday - 1992
5 Design validation: Comparing theoretical and empirical results of design error modeling – Kang, Szygenda - 1994
5 Sequential redundancy identification using verification techniques – Moondanos, Abraham - 1992
4 Functional specification and testing of logic circuits – Abadir, Reghbati - 1985