Andreas I. Moshovos, Scott E. Breach, T. N. Vijaykumar, Guri. S. Sohi...  Home/Search
Context Related
| wisc.edu/techreports/rep...tr1316.ps.Z wisc.edu/sohi/trs/...ulation.1316.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: wisc.edu/~breach/ (more) From: wisc.edu/~mscalar/publications (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Data speculation is used in instruction-level parallel (ILP) processors to allow early execution of an instruction before a logically preceding instruction on which it may be data dependent. If the instruction is independent, data speculation succeeds; if not, it fails, and the two instructions must be synchronized. This paper considers dynamic techniques to improve the accuracy with which data speculation is carried out. We propose dynamic techniques: (i) to predict if the execution of an... (Update)
Context of citations to this paper: More
...as long as is necessary to avoid the mis speculation. A preliminary evaluation of the ideas presented in this paper was first reported in [17]. The rest of this paper is organized as follows: First, in section 2 we review data dependence speculation and discuss how it affects...
...to be issued it is predicted that its address is different from the effective address of all previous unresolved stores. Moshovos et al. [21] use a dynamic mechanism based on history in order to detect which loads are likely to be independent of previous unresolved stores, and...
Cited by: More
Memory Dependence Prediction - Andreas Ioannis Moshovos (Correct)
Speculative Execution Via Address Prediction and Data.. - González, González (1997) (Correct)
Dynamic Speculation and Synchronization of Data Dependencies - Moshovos, al. (1997) (Correct)
Active bibliography (related documents): More All
0.2: Compiling for the Multiscalar Architecture - Vijaykumar (1998) (Correct)
0.1: Register Communication Strategies for the Multiscalar.. - Vijaykumar Scott (1996) (Correct)
0.1: Dependence Uniformization: A Loop Parallelization Technique - Ten Tzen (1993) (Correct)
Similar documents based on text: More All
0.7: Data Memory Alternatives for Multiscalar Processors - Scott Breach Vijaykumar (1997) (Correct)
0.6: Incorporating Guarded Execution into Existing Instruction Sets - Pnevmatikatos (1996) (Correct)
0.6: Design And Evaluation Of A Multiscalar Processor - Breach (1998) (Correct)
Related documents from co-citation: More All
3: Multiscalar processors - Sohi, Breach et al. - 1995
2: Bulldog: A compiler for VLIW architectures (context) - Ellis - 1985
2: Automatic translation of fortran programs to vector form - Allen, Kennedy - 1987
BibTeX entry: (Update)
A. I. Moshovos, S. E. Breach, T. N. Vijaykumar, and G. S. Sohi. A dynamic approach to improve the accuracy of data speculation. Technical Report 1316, Computer Sciences Dept., University of Wisconsin-Madison, March 1996. http://citeseer.ist.psu.edu/moshovos96dynamic.html More
@techreport{ moshovos96dynamic,
author = "Andreas I. Moshovos and Scott E. Breach and T. N. Vijaykumar and Gurindar S. Sohi",
title = "A Dynamic Approach to Improve the Accurace of Data Speculation",
number = "CS-TR-1996-1316",
year = "1996",
url = "citeseer.ist.psu.edu/moshovos96dynamic.html" }
Citations (may not include all citations):407 Trace scheduling: A technique for global microcode compactio.. (context) - Fisher - 1981
269 Multiscalar processors - Sohi, Breach et al. - 1995
193 Superscalar Microprocessor Design (context) - Johnson - 1991
158 Effective Compiler Support for Predicated Execution Using th.. - Mahlke, Liu et al. - 1992
157 Conversion of control dependence to data dependence (context) - Allen, Kennedy et al. - 1983
85 Operating System Concepts (context) - Peterson, Silberschatz - 1985
78 Compiler algorithms for synchronization (context) - Midkiff, Padua - 1987
74 Instruction issue logic for high-performance (context) - Sohi - 1990
72 Dynamic Memory Disambiguation Using the Memory Conflict Buff.. - Gallagher, Chen et al. - 1994
66 Boosting beyond static scheduling in a superscalar processor - Smith, Lam et al. - 1990
52 Efficient superscalar performance through boosting - Smith, Horowitz et al. - 1992
48 and Event Ordering in Multiprocessors (context) - Dubois, Scheurich et al. - 1988
47 Sentinel scheduling for VLIW and superscalar processors - Mahlke, Chen et al. - 1992
37 Run-time disambiguation: Coping with statically unpredictabl.. (context) - Nicolau - 1989
33 Speculative disambiguation: A compilation technique for dyna.. (context) - Huang, Slavenburg et al. - 1994
33 Superblock formation using static program analysis - Hank, Mahlke et al. - 1993
29 Advanced performance features of the 64-bit PA (context) - Hunt - 1995
28 The anatomy of the register file in a multiscalar processor - Breach, Vijaykumar et al. - 1994
26 University of Wisconsin-Madison (context) - Franklin, Architecture et al. - 1993
23 ARB: A Hardware Mechanism for Dynamic Memory Disambiguation (context) - Franklin, Sohi
19 Checkpoint Repair for High-Performance Out-of-Order Executio.. (context) - Hwu, Patt - 1987
7 On data synchronizations for multiprocessors (context) - Su, Yew - 1989
2 Motorola Order Number MPC620/D (context) - RISC, Summary et al. - 1994
2 What's next for Microprocessor Design (context) - Case - 1995
1 MIPS Technologies incorporated (context) - Microprocessor, overview - 1994
Documents on the same site (http://www.cs.wisc.edu/~breach/): More
Efficient Detection of All Pointer and Array Access Errors - Austin, Breach, Sohi (1993) (Correct)
Register Communication Strategies for the Multiscalar.. - Vijaykumar Scott (1996) (Correct)
Data Memory Alternatives for Multiscalar Processors - Breach, Vijaykumar, Gopal, .. (1997) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC