Rajat Moona  Home/Search
Context Related
| cse.iitk.ac.in/~moona/rsp2000.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: cse.iitk.ac.in/~moona/CV (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper describes a methodology for developing processor specific tools such as assemblers, disassemblers, processor simulators, compilers etc., using processor models in a generic way. The processor models are written in a language called Sim-nML [1] which is powerful enough to capture the instruction set architecture of a processor. We describe a few tools in this paper which can be retargeted to any processor using the high level Sim-nML model of the processor. 1. (Update)
Cited by: More
Generic Disassembler Using Processor Models - Bisht (2002) (Correct)
Active bibliography (related documents): More All
0.5: Retargettable Code Generation using Sim-nML - Machine Description In (1998) (Correct)
0.5: x86Sim: A Simulation Tool for the Intel x86 Architecture - Jeffrey Heid (1999) (Correct)
0.4: Retargetable Profiling Tools and their Application in Cache.. - Rajiv (1999) (Correct)
Similar documents based on text: More All
1.0: Retargetable Cache Simulation Using High Level Processor Models - Ravindran, Moona (2001) (Correct)
0.6: Processor Modeling for Hardware Software Codesign - Rajesh, Moona (2000) (Correct)
0.5: Implementing the Security Module of a Smart card Operating.. - Jalote, Mohiyuddin (2002) (Correct)
BibTeX entry: (Update)
Rajat Moona. Processor Models for Retargetable Tools. In Proc. of 11th IEEE Int. Workshop on Rapid Systems Prototyping (RSP 2000. http://citeseer.ist.psu.edu/moona00processor.html More
@inproceedings{ moona00processor,
author = "Rajat Moona",
title = "Processor Models for Retargetable Tools",
booktitle = "{IEEE} International Workshop on Rapid System Prototyping",
pages = "34-39",
year = "2000",
url = "citeseer.ist.psu.edu/moona00processor.html" }
Citations (may not include all citations):1575 Computer Architecture: A Quantitative Approach (context) - Hannessy, Patterson - 1996
98 HPL PlayDoh Architecture Specifications: Version (context) - Kathail, Schlansker et al. - 1994
89 Using the SimOS Machine Simulator to Study Complex Computer .. - Rosenblum, Bugnion et al. - 1997
66 ISDL: An Instruction Set Description Language for Retargetab.. - Hadjiyiannis, Hanono et al. - 1997
36 PowerPC 603 RISC Microprocessor User's Manual (context) - Microelectronics - 1995
17 ACM transactions on Programming Languages and Systems (context) - Raksey, Specifying et al. - 1997
9 The nML Machine Description Formalism (context) - Freerick - 1993
6 A Generic Approach to Performance Modeling and its Applicati.. (context) - Rajesh
6 Disassembler using high level processor models - Jain
5 ADSP-2101/2 User's Manual (context) - Inc - 1988
4 Retargetable Functional Simulator Using High Level Processor.. (context) - Chandra, Moona
4 Retargetable functional simulator - Chandra
3 MHC Reference Manual (context) - HC, http et al. - 1994
3 Advanced RISC Machines Architecture Reference Manual (context) - Jaggar - 1996
2 Portable formats specifications (context) - Linkable, ELF et al.
1 Retargetable Profiling Tools and their Application in Cache .. - Rajiv - 1999
1 New Age International Publication (context) - Gaonkar, Microprocessor - 1995
1 The SPARC Architecture Manual v (context) - Weaver, Germond - 1994
Documents on the same site (http://www.cse.iitk.ac.in/~moona/CV.html): More
Processor Modeling for Hardware Software Codesign - Rajesh, Moona (2000) (Correct)
Design of Systolic arrays for QR Decomposition - Manoj Misra Department (Correct)
Design Of A Cmos Link Adapter For Circuit Switched.. - Sarkar, Moona (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC