(Enter summary)
Abstract: this paper, we propose a software-assisted cache coherence scheme which overcomes some of the
inefficiencies of previous approaches by using a combination of a compile-time marking of references
and a hardware-based local incoherence detection scheme. In section 2, we give the notation used
throughout the paper. Section 3 reviews previous software-assisted methods to enforcing cache
coherence. In section 4, a complete description of our approach is given along with a correctness
proof. Section... (Update)
Context of citations to this paper: More
.... require run time communication to maintain memory coherence, but, for this reason, are less conservative than software protocols [ChV88, MiB89], protocols that depend on the programmer or compiler to manage caches with little or no hardware support. In choosing to focus on...
...existence of stale data while avoiding stale references to them at run time. Examples of this approach include the Timestamp based scheme [11] and the Version Control scheme [3] Similar to deadlock recovery, we can also employ stale reference recovery technique. This...
Cited by: More
Coherence Buffer: An Architectural Support for.. - Sarojadevi, Nandy.. (2002)
(Correct)
Using Compiler Assistance to Reduce the Network Traffic - Requirements Of..
(Correct)
Automatic Software Cache Coherence through Vectorization - Darnell, al. (1992)
(Correct)
Similar documents (at the sentence level):
21.5%: Design and Analysis of a Scalable Cache Coherence Scheme based.. - Min, Baer (1992)
(Correct)
9.3%: Cache-Based Data Distribution Constrained Scheduling - Min, Nam, Park (1994)
(Correct)
Active bibliography (related documents): More All
0.4: A Design of Performance-optimized Control-based Synchronization - Min, Hsu, Kim (1991)
(Correct)
0.3: Compiler Support for the Efficient Use of Cache Coherence.. - Trung Nguyen
(Correct)
0.2: Multiprocessor Cache Coherence Based on Virtual Memory Support - Petersen, Li (1995)
(Correct)
Similar documents based on text: More All
0.1: Virtual Shared Memory: A Survey of Techniques and Systems - Raina (1992)
(Correct)
0.1: A Comparative Study of Bidirectional Ring and Crossbar.. - Oi, Ranganathan (1998)
(Correct)
0.1: The Tera Computer System - Alverson, Callahan, Cummings.. (1990)
(Correct)
Related documents from co-citation: More All
12: A cache coherence scheme with fast selective invalidation (context) - Cheong, Veidenbaum - 1988
10: A New Solution to Coherence Problems in Multicache Systems (context) - Censier, Feautrier - 1978
9: A version control approach to cache coherence (context) - Cheong, Veidenbaum - 1989
BibTeX entry: (Update)
S. L. Min and J. L. Baer. A timestamp--based cache coherence scheme. International Conference on Parallel Processing, pages 23--32, 1989. http://citeseer.ist.psu.edu/min89timestampbased.html More
@inproceedings{ min89timestampbased,
author = "Sang Lyul Min and Jean-Loup Baer",
title = "A Timestamp-Based Cache Coherence Scheme",
booktitle = "1989 International Conference on Parallel Processing",
volume = "I",
address = "St.\ Charles, Ill.",
pages = "23--32",
year = "1989",
url = "citeseer.ist.psu.edu/min89timestampbased.html" }
Citations (may not include all citations):
195
A new solution to coherence problems in multicache systems (context) - Censier, Feautrier - 1978
156
An evaluation of directory schemes for cache coherence
- Agarwal, Simoni et al. - 1988
122
Firefly : a multiprocessor workstation (context) - Thacker, Stewart - 1987
111
Using cache memory to reduce processor-memory traffic (context) - Goodman - 1983
104
The Structure of Computers and Computation (context) - Kuck - 1978
90
The IBM Research Parallel Processor Prototype (context) - Pfister, Brantley et al. - 1985
76
Doacross: Beyond Vectorization for Multiprocessors (context) - Cytron - 1986
66
Implementing a cache consistency protocol (context) - Katz, Eggers et al. - 1985
49
An economical solution to the cache coherence problem (context) - Archibald, Baer - 1985
44
PFC: A program to convert FORTRAN to parallel form (context) - Allen, Kennedy - 1982
44
Optimizing compilers for supercomputers (context) - Wolfe - 1982
41
A cache coherence scheme with fast selective invalidation (context) - Cheong, Veidenbaum - 1988
33
Cedar - a large scale multiprocessor (context) - Gajski, Kuck et al. - 1983
32
Cache design in the tightly coupled multiprocessor system (context) - Tang - 1976
31
A compiler-assisted cache coherence solution for multiproces.. (context) - Veidenbaum - 1986
25
The NYU Ultracomputer - Designing a MIMD (context) - Gottlieb, Grishman et al. - 1982
25
The structure of an advanced vectorizer for pipelined proces.. (context) - Kuck, Kuhn et al. - 1980
23
Data coherence problem in a multicache system (context) - Yen, Yen et al. - 1985
22
The Cache Coherence Problem in Shared-Memory Multiprocessors (context) - Archibald - 1986
19
Stale data detection and coherence enforcement using flow an.. (context) - Cheong, Veidenbaum - 1988
17
The effectiveness of caches and data prefetch buffers in lar.. (context) - Lee - 1987
16
Annual Review of Computer Science (context) - Snyder, shared et al. - 1986
12
Dynamic decentralized cache consistency schemes for MIMD par.. (context) - Rudolph, Segall - 1985
11
mmp - A multi-mini processor (context) - Wulf, Bell - 1972
9
Analysis of Cache Memories in Highly Parallel Systems (context) - McAuliffe - 1986
9
one time identifiers (context) - Smith, consistency et al. - 1985
3
version 1 edition (context) - Parallel, Overview
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://archi.snu.ac.kr/symin/publication.html): More
U-cache: A Cost-effective Solution to the Synonym Problem - Kim, Min, Jeon, Ahn.. (1995)
(Correct)
LRFU (Least Recently/Frequently Used) Replacement.. - Lee, Choi, Kim.. (1996)
(Correct)
V-P cache: A storage efficient virtual cache organization - Min, Kim, Kim, Shin, Jeong (1993)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC