Milena Milenkovic, Aleksandar Milenkovic, Jeffrey Kulick  Home/Search
Context Related
| uah.edu/~milenka/d...lenkovic_spe02.pdf Cached: PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
PS.gz PS Image Update HelpFrom: uah.edu/~milenka/docs/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper presents an experiment flow with a series of microbenchmarks that determine the organization and size of a branch predictor using on-chip performance monitoring registers. Such knowledge can be used either for manual code optimization or for design of new, more architecture-aware compilers. Three examples illustrate how insight into exact branch predictor organization can be directly applied to code optimization. The proposed experiment flow is illustrated with microbenchmarks tuned ... (Update)
Similar documents based on text: More All
1.0: Demystifying Intel Branch Predictors - Milena Milenkovic Aleksandar (2002) (Correct)
0.4: Scheduled Dataflow Architecture: A Synchronous Execution.. - Kavi, Kim, Hurson (1999) (Correct)
0.3: A Performance Evaluation of Memory Hierarchy in Embedded .. - Milenkovic, Milenkovic, .. (Correct)
BibTeX entry: (Update)
M. Milenkovic, A. Milenkovic, and J. Kulick. Microbenchmarks for determining branch predictor organization. Software Practice and Experience, 34:465--487, April 2004. http://citeseer.ist.psu.edu/milenkovic04microbenchmarks.html More
@misc{ milenkovic04microbenchmarks,
author = "M. Milenkovic and A. Milenkovic and J. Kulick",
title = "Microbenchmarks for determining branch predictor organization",
text = "M. Milenkovic, A. Milenkovic, and J. Kulick. Microbenchmarks for determining
branch predictor organization. Software Practice and Experience, 34:465--487,
April 2004.",
year = "2004",
url = "citeseer.ist.psu.edu/milenkovic04microbenchmarks.html" }
Citations (may not include all citations):1575 Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 2003
241 A study of Branch Prediction Strategies (context) - JE - 1981
110 Improving the Accuracy of Dynamic Branch Prediction Using Br.. (context) - ST, Rahmeh - 1992
70 Two Level Adaptive Training Branch Prediction - TY, YN - 1991
32 Increasing Processor Performance by Implementing Deeper Pipe.. (context) - Sprangle, Carmean - 2002
13 CPU Performance Evaluation and Execution Time Prediction Usi.. (context) - Saavedra-Barrera - 1992
4 Sun Microelectronics (context) - Manual - 2003
2 Automatic memory hierarchy characterization (context) - CL, JW - 2001
2 Using Hybrid Branch Prediction to Improve Branch Prediction .. (context) - Evers - 1996
2 Dynamic Path-Based Branch Corelation (context) - Nair - 1995
1 Demystifying Intel Branch Predictors - Milenkovic, Milenkovic et al. - 2002
1 TM Performance Analyzer (context) - VTune - 2002
Documents on the same site (http://www.ece.uah.edu/~milenka/docs/): More
The Cache Injection/Cofetch Architecture: Initial.. - Veljko Milutinovic.. (Correct)
Lookup Table Based Real-Time Non-Uniformity Correction .. - LeSueur, Jovanov.. (Correct)
A Performance Evaluation of Memory Hierarchy in Embedded .. - Milenkovic, Milenkovic, .. (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC