See this document in CiteSeerX!

A Quantitative Analysis of Loop Nest Locality (1996)  (Make Corrections)  (41 citations)
Kathryn S. McKinley, Olivier Temam
Architectural Support for Programming Languages and Operating Systems



  Home/Search   Context   Related

 
View or download:
masi.uvsq.fr/~temam/Arti...McTe96.ps.gz
prism.uvsq.fr/archi/pubs...McTe96.ps.gz
umass.edu/pub/mckinle...asplosVII.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  masi.uvsq.fr/~tema...publications (more)
From:  prism.uvsq.fr/archi/pubs/
Homepages:  K.Mckinley  

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: This paper analyzes and quantifies the locality characteristics of numerical loop nests in order to suggest future directions for architecture and software cache optimizations. Since most programs spend the majority of their time in nests, the vast majority of cache optimization techniques target loop nests. In contrast, the locality characteristics that drive these optimizations are usually collected across the entire application rather than the nest level. Indeed, researchers have studied... (Update)

Cited by:   More
Exploiting Cache Locality At Run-Time - Yan (1998)   (Correct)
Fast and Accurate Method for Determining a Lower Bound .. - Fursin, O'Boyle.. (2004)   (Correct)
Optimizing Program Locality through CMEs and GAs - Vera, Abella.. (2003)   (Correct)

Similar documents (at the sentence level):
37.9%:   Quantifying Loop Nest Locality Using SPEC'95 and the Perfect.. - McKinley, Temam (1999)   (Correct)

Active bibliography (related documents):   More   All
0.4:   Streaming Prefetch - Temam (1995)   (Correct)
0.3:   Software Assistance for Data Caches - Temam, Drach (1995)   (Correct)
0.3:   Performance Issues in Integrating Temporality-Based Caching.. - Rivers, Davidson   (Correct)

Similar documents based on text:   More   All
0.4:   Tiling Imperfectly-nested Loop Nests - Ahmed, Mateev, Pingali (2000)   (Correct)
0.3:   Finding Your Cronies: Static Analysis for Dynamic Object.. - Guyer, McKinley (2004)   (Correct)
0.3:   Compiling for the Impulse Memory Controller - Huang, Wang, McKinley (2001)   (Correct)

Related documents from co-citation:   More   All
20:   Tile size selection using cache organization and data layout - Coleman, Kinley - 1995
20:   A Data Locality Optimizing Algorithm (context) - Wolf, Lam - 1991
15:   Cache interference phenomena - Temam, Fricker et al. - 1994

BibTeX entry:   (Update)

Kathryn S. McKinley and Olivier Temam. A quantitative analysis of loop nest locality. In Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, October 1996. http://citeseer.ist.psu.edu/mckinley96quantitative.html   More

@inproceedings{ mckinley96quantitative,
    author = "Kathryn S. McKinley and Olivier Temam",
    title = "A Quantitative Analysis of Loop Nest Locality",
    booktitle = "Architectural Support for Programming Languages and Operating Systems",
    pages = "94-104",
    year = "1996",
    url = "citeseer.ist.psu.edu/mckinley96quantitative.html" }
Citations (may not include all citations):
1575   Computer Architecture A Quantitative Approach (context) - Hennessy, Patterson - 1995
443   Improving direct-mapped cache performance by the addition of.. - Jouppi - 1990
376   The cache performanceand optimizations of blocked algorithms (context) - Lam, Rothberg et al. - 1991
344   Design and evaluation of a compiler algorithm for prefetchin.. - Mowry, Lam et al. - 1992
232   A study of replacement algorithms for a virtual-storage comp.. (context) - Belady - 1966
216   Strategies for cache and local memory management by global p.. (context) - Gannon, Jalby et al. - 1988
175   Evaluating associativity in cpu caches (context) - Hill, Smith - 1989
158   Improving register allocation for subscripted variables - Callahan, Carr et al. - 1990
149   Software prefetching (context) - Callahan, Kennedy et al. - 1991
137   Compiler optimizations for improving data locality - Carr, Kinley et al. - 1994
124   Tile size selection using cache organization and data layout - Coleman, Kinley - 1995
122   An effective on-chip preloading scheme to reduce data access.. (context) - Baer, Chen - 1991
121   An architecture for software-controlled data prefetching (context) - Klaiber, Levy - 1991
110   Memory bandwidth limitations of future microprocessors - Burger, Kagi et al. - 1996
103   A case for direct-mappedcaches (context) - Hill - 1988
93   Aspects of Cache Memory and Instruction Buffer Performance (context) - Hill - 1987
87   Computing Surveys (context) - Smith - 1982
82   To copy or not to copy: A compile-time technique for assessi.. - Temam, Granston et al. - 1993
79   Column-associative caches: A technique for reducing the miss.. (context) - Agarwal, Pudar - 1993
71   Supercomputer performance evaluation and the Perfect benchma.. - Cybenko, Kipp et al. - 1990
71   Improving Locality and Parallelism in Nested Loops (context) - Wolf - 1992
59   Cache interference phenomena - Temam, Fricker et al. - 1994
51   Improving the ratio of memory operations to floating-point o.. - Carr, Kennedy - 1994
47   An object-orientedtoolkit and class library for building For.. (context) - Bodin, Beckman et al. - 1994
43   Performance tradeoffs in cache design (context) - Przybylski, Horowitz et al. - 1988
38   Efficient simulation of caches under optimal replacement wit.. - Sugumar, Abraham - 1993
31   A model for estimating trace-sample miss ratios - Wood, Hill et al. - 1991
30   The declining effectiveness of dynamic caching for general-p.. - Burger, Goodman et al. - 1995
26   store instruction latencies (context) - Abraham, Sugumar et al. - 1993
26   Second bibliography on cache memories (context) - Smith - 1991
25   SPEC Benchmark Suite: Designed for today's advanced systems (context) - Uniejewski - 1989
17   IEEE Transactions on Computers (context) - Smith, block et al. - 1987
17   Bibliography and readings on cpu cache memories and related .. (context) - Smith - 1986
15   A data locality optimizing algorithm (context) - Wolf, Lam - 1991
11   Cross-loop reuse analysis and its application to cache optim.. - Cooper, Kennedy et al. - 1996
10   SPA package (context) - Irlam - 1991
8   Hardware Reference Manual (context) - Corporation, Massachussets et al. - 1994
7   A different kind of RISC (context) - Pountain - 1994
6   Cache based computer systems (context) - Kaplan, Winder - 1973
6   Effective hardware based data prefetching (context) - Chen, Baer - 1995
6   A new approach to cache management - Tyson, Farrens et al. - 1995
5   Hardware implementation issues of data prefetching (context) - Drach - 1995
3   A memory controller for improved performance of streamed com.. (context) - McKee, Wulf - 1996
1   Cache performanceof the SPEC92 benchmarksuite (context) - Gee, Hill et al. - 1993
1   An empirical study of crossloop reuse in the NAS benchmarks (context) - Cooper, Kennedy et al. - 1995
1   Intel boosts Pentium Pro to 200 Mhz (context) - Resources - 1995



The graph only includes citing articles where the year of publication is known.


Documents on the same site (http://www.masi.uvsq.fr/~temam/publications.html):   More
Software Assistance for Data Caches - Temam, Drach (1995)   (Correct)
To Copy or Not to Copy: A Compile-Time Technique for Assessing.. - Temam (1993)   (Correct)
Cache Awareness in Blocking Techniques - Temam, Fricker, Jalby (1998)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC