Jose F. Martinez, Jose Renau, Michael C. Huang, Milos Prvulovic, Josep Torrellas  Home/Search
Context Related
Links: DBLP | cornell.edu/~martinez/doc/micro02.ps rochester.edu/~mihuang/PA...micro02.pdf cornell.edu/~martinez/doc...micro02.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: cornell.edu/~martinez/ (more) Homepages: J.Martinez M.Huang |
Rate this article:      (best)Comment on this article |
Abstract: This paper presents CHeckpointed Early Resource RecYcling (Cherry), a hybrid mode of execution based on ROB and checkpointing that decouples resource recycling and instruction retirement. Resources are recycled early, resulting in a more efficient utilization. Cherry relies on state checkpointing and rollback to service exceptions for instructions whose resources have been recycled. Cherry leverages the ROB to (1) not require in-order execution as a fallback mechanism, (2) allow memory replay... (Update)
Cited by: More
Dynamically Reducing Pressure on the Physical.. - Tran, Nelson.. (2004) (Correct)
Physical Register Inlining - Lipasti, Mestan, Gunadi (2004) (Correct)
Active bibliography (related documents): More All
0.4: Checkpoint Processing and Recovery: - Towards Scalable Large (Correct)
0.4: Hardware Support for Thread-Level Speculation - Steffan (2003) (Correct)
0.3: Adrin Cristal - Jos Martnez Josep (2003) (Correct)
Similar documents based on text: More All
0.3: Does International Harmonization of Environmental Policy.. - Huhtala, Samakovlis (1999) (Correct)
0.3: A Computer Analysis of Hit Frequency For a Complex Video Gaming.. - Ennis (2000) (Correct)
0.3: Configuration Cloning: Exploiting Regularity in Dynamic DSP.. - Park, Burleson (1999) (Correct)
Related documents from co-citation: More All
2: Exploiting dead value information - Martin, Roth et al. - 1997
2: A Scalable Register File Architecture for Dynamically Scheduled Processors - Wallace, Bagherzadeh - 1996
2: Two-Level Hierarchical Register File Organization for VLIW Processors - Zalamea, Llosa et al. - 2000
BibTeX entry: (Update)
J. Martinez, J. Renau, M. Huang, M. Prvulovic, and J. Torrellas. Cherry: Checkpointed early resource recycling in out-oforder microprocessors. In International Symposium on Microarchitecture, Novermber 2002. http://citeseer.ist.psu.edu/martinez02cherry.html More
@inproceedings{ martinez:micro02,
author = "Jos{\'e} F. Mart{\'\i}nez and Jose Renau and Michael C. Huang and Milos Prvulovic
and Josep Torrellas",
title = "Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors",
booktitle = "International Symposium on Microarchitecture (MICRO)",
address = "Istanbul, Turkey",
month = nov,
year = "2002",
url = "citeseer.ist.psu.edu/martinez02cherry.html" }
Citations (may not include all citations):269 Multiscalar processors - Sohi, Breach et al. - 1995
136 superscalar microprocessor (context) - Yeager - 1996
81 Implementing precise interrupts in pipelined processors (context) - Smith, Pleszkun - 1988 ACM DBLP
77 The potential for using thread-level data speculation to fac.. - Steffan, Mowry - 1998 ACM DBLP
72 Data speculation support for a chip multiprocessor (context) - Hammond, Wiley et al. - 1998 ACM DBLP
64 The microarchitecture of the Pentium 4 processor (context) - Hinton, Sager et al. - 2001
41 POWER4 system microarchitecture (context) - Tendler, Dodson et al. - 2002
34 Multiple-banked register file architectures (context) - Cruz, alez et al. - 2000 ACM DBLP
32 SPEC CPU (context) - Henning
30 Checkpoint repair for out-of-order execution machines (context) - Hwu, Patt - 1987 ACM DBLP
30 A chip-multiprocessor architecture with speculative multithr.. - Krishnan, Torrellas - 1999
30 Clustered speculative multithreaded processors - Marcuello, alez - 1999 ACM DBLP
27 Adapting the SPEC (context) - KleinOsowski, Flynn et al. - 2000
19 Exploiting dead value information - Martin, Roth et al. - 1997 ACM DBLP
19 Register renaming and dynamic speculation: An alternative ap.. - Moudgill, Pingali et al. - 1993 ACM DBLP
16 Delaying physical register allocation through virtual-physic.. (context) - Monreal, alez et al. - 1999
16 Exploiting short-lived variables in superscalar processors (context) - Lozano, Gao - 1995 ACM DBLP
15 Two-level hierarchical register file organization for VLIW p.. - Zalamea, Llosa et al. - 2000
12 fast instruction window for tolerating cache misses (context) - Lebeck, Koppanalil et al. - 2002
11 A scalable register file architecture for dynamically schedu.. - Wallace, Bagherzadeh - 1996
10 Software-directed register deallocation for simultaneous mul.. - Lo, Parekh et al. - 1999
5 Large virtual ROBs by processor checkpointing (context) - Cristal, Valero et al. - 2002
3 Alpha 21264/EV67 Microprocessor Hardware Reference Manual - Corporation - 2000
1 Personal communication (context) - Manohar - 2002
Documents on the same site (http://www.csl.cornell.edu/~martinez/): More
Speculative Synchronization: Applying Thread-Level.. - Martinez, Torrellas (2002) (Correct)
Speculative Synchronization: Applying Thread-Level.. - Martinez, Torrellas (2002) (Correct)
Architectural Support for Scalable Speculative.. - Cintra, Martinez.. (2000) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC