Jose F. Martinez, Josep Torrellas  Home/Search
Context Related
| uiuc.edu/iacomapapers/wmpi_locks.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uiuc.edu/papers (more) Homepages: J.Martinez |
Rate this article:      (best)Comment on this article |
Abstract: Multi-threaded applications typically use coarse- or fine-grain locks to enforce synchronisation when needed. While fine-grain synchronisation enables higher concurrency, it often involves significantly more programming effort than coarse-grain synchronisation. To address this trade-off, this paper proposes Speculative Locks. Speculative Locks are based on the concepts and mechanisms of speculative thread-level parallelisation. Threads access a critical section without synchronising, while the... (Update)
Context of citations to this paper: More
.... involved threads, there have been attempts to apply this approach to synchronization primitives such as barriers [8] and critical sections [5]. In the scheme proposed by Martinez et al. 5] threads are allowed to execute the same critical section simultaneously by assigning an...
.... Martnez and Torrellas introduced Speculative Locks, allowing speculative threads to bypass a held lock and enter a critical section [117]. At any time the lock is always acquired by one thread which is non speculative also called the safe thread. Speculative threads could...
Cited by: More
The System-on-a-Chip Lock Cache - Akgul (2004) (Correct)
PARLAK: Parametrized Lock Cache Synthesizer - Akgul, Mooney (2002) (Correct)
Speculation-Based Techniques for Lockfree Execution of Lock-Based .. - Rajwar (2002) (Correct)
Active bibliography (related documents): More All
0.3: A Systematic Classification of Replicated Database.. - Wiesmann, Pedone.. (1999) (Correct)
0.3: Performance Modeling of Distributed and Replicated Databases - Nicola, Jarke (2000) (Correct)
0.2: Speculative Lock Elision: Enabling Highly Concurrent.. - Rajwar, Goodman (2001) (Correct)
Similar documents based on text: More All
0.8: Speculative Synchronization: Applying Thread-Level.. - Martinez, Torrellas (2002) (Correct)
0.3: Eliminating Squashes Through Learning Cross-Thread.. - Cintra, Torrellas (2002) (Correct)
0.3: NIC-Based Atomic Remote Memory Operations in Myrinet/GM - Buntinas, Panda, Gropp (2001) (Correct)
Related documents from co-citation: More All
3: Transactional Memory: Architectural Support for Lock-Free Data Structures - Herlihy, Moss - 1993
3: The Performance of Spin Lock Alternatives for Shared-memory Multiprocessors (context) - Anderson - 1990
2: A system-on-a-chip lock cache with task preemption support - Akgul, Lee et al. - 2001
BibTeX entry: (Update)
J. Martinez and J. Torrellas. "Speculative Locks for Concurrent Execution of Critical Sections in SharedMemory Multiprocessors," in Proc. of the workshop on Memory Performance Issues at ISCA'01, Jul. 2001. http://citeseer.ist.psu.edu/martinez01speculative.html More
@inproceedings{ martinez:wmpi01,
author = "Jos{\'e} F.\ Mart{\'\i}nez and Josep Torrellas",
title = "Speculative Locks for Concurrent Execution of Critical Sections in Shared-Memory Multiprocessors",
booktitle="Workshop on Memory Performance Issues (WMPI), at International Symposium on Computer Architecture (ISCA)",
address = "Gothenburg, Sweden",
month=jun,
year="2001",
url = "citeseer.ist.psu.edu/martinez01speculative.html" }
Citations (may not include all citations):468 Memory Consistency and Event Ordering in Scalable Shared-Mem.. - Gharachorloo, Lenoski et al. - 1990
269 Multiscalar Processors - Sohi, Breach et al. - 1995
246 On Optimistic Methods for Concurrency Control (context) - Kung, Robinson - 1981
186 A Methodology for Implementing Highly Concurrent Data Object.. - Herlihy - 1993
131 Parallel Computer Architecture HardwareSoftware Approach (context) - Singh, Architecture et al. - 1999
125 Wait-Free Synchronization - Herlihy - 1991
75 The MIPS R10000 Superscalar Microprocessor (context) - Yeager - 1996
74 Speculative Versioning Cache - Gopal, Vijaykumar et al. - 1998
74 Transactional Memory: Architectural Support for Lock-Free Da.. - Herlihy, Moss - 1993
72 Data Speculation Support for a Chip Multiprocessor (context) - Hammond, Wiley et al. - 1998
70 Efficient and Correct Execution of Parallel Programs that Sh.. (context) - Shasha, Snir - 1988
54 Two Techniques to Enhance the Performance of Memory Consiste.. - Gharachorloo, Gupta et al. - 1991
44 Hardware for Speculative Run-Time Parallelization in Distrib.. - Zhang, Rauchwerger et al. - 1998
38 Architectural Support for Scalable Speculative Parallelizati.. - Cintra, nez et al. - 2000
38 An Evaluation of Memory Consistency Models for Shared-Memory.. - Pai, Ranganathan et al. - 1996
38 A Scalable Approach to ThreadLevel Speculation - Steffan, Colohan et al. - 2000
36 Designing Memory Consistency Models for Shared-Memory Multip.. - Adve - 1993
30 A ChipMultiprocessor Architecture with Speculative Multithre.. - Krishnan, Torrellas - 1999
15 Using Speculative Retirement and Larger Instruction Windows .. - Ranganathan, Pai et al. - 1997
8 Multiple Reservations and the Oklahoma Update (context) - Stone, Stone et al. - 1993
3 Concurrency Control: Methods, Performance, and Analysis (context) - Thomasian - 1998
1 Is SC+ILP=RC - Gniady, Falsafi et al. - 1999
1 Effective Fine-Grain Synchronisation for Automatically Paral.. (context) - Rinard - 1999
1 Supporting Fine-Grain Synchronisation on a Simultaneous Mult.. (context) - Tullsen, Lo et al. - 1999
Documents on the same site (http://iacoma.cs.uiuc.edu/papers.html): More
Comprehensive Hardware and Software Support for Operating.. - Xia, Torrellas (1999) (Correct)
Software Trace Cache - Ramírez, Larriba-Pey.. (1999) (Correct)
An Efficient Algorithm for the Run-time Parallelization of .. - Chen, Torrellas, Yew (1994) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC