See this document in CiteSeerX!

Further Cache and TLB Investigation of the RAMpage Memory Hierarchy (2001)  (Make Corrections)  
Philip Machanick, Zunaid Patel



  Home/Search   Context   Related

 
View or download:
cs.wits.ac.za/pub/...WitsCS20014.pdf
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  cs.wits.ac.za/research/pubs (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: The RAMpage memory hierarchy is an alternative to the traditional division between cache and main memory: main memory is moved up a level and DRAM is used as a paging device. Earlier RAMpage work has shown that the RAMpage model scales up better with the growing CPU-DRAM speed gap, especially when context switches are taken on misses. This paper investigates the effect of more aggressive first-level (L1) cache and translation lookaside buffer (TLB) implementations, with other parameters kept... (Update)

Similar documents (at the sentence level):
10.3%:   Hardware-Software Trade-Offs in a Direct Rambus Implementation.. - Ra Rc Hy   (Correct)
10.3%:   Scalability of the RAMpage Memory Hierarchy - Machanick (2000)   (Correct)
7.7%:   The Effect of First-Level Cache Improvements on the RAMpage.. - Machanick, Patel (2002)   (Correct)

Active bibliography (related documents):   More   All
0.7:   The Case for a Multiprocessor on a Die: MoaD - Machanick (2001)   (Correct)
0.6:   Implications of Emerging DRAM Technologies for the Rampage.. - Machanick, Salverda (1998)   (Correct)
0.5:   An Object-Oriented Library for Shared-Memory Parallel Simulations - Machanick (1996)   (Correct)

Similar documents based on text:   More   All
0.9:   Correction to RAMpage ASPLOS Paper - Machanick (1999)   (Correct)
0.8:   Preliminary Investigation of the RAMpage Memory Hierarchy - Machanick, Salverda (1998)   (Correct)
0.6:   Performance Implications of Context Switches on Misses to DRAM - Meerdervoort (1999)   (Correct)

BibTeX entry:   (Update)

@misc{ machanick-further,
  author = "Philip Machanick and Zunaid Patel",
  title = "Further Cache and TLB Investigation of the RAMpage Memory Hierarchy",
  url = "citeseer.ist.psu.edu/machanick01further.html" }
Citations (may not include all citations):
1575   Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 2001
1575   Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1996
443   Improving direct-mapped cache performance by the addition of.. - Jouppi - 1990
344   Design and evaluation of a compiler algorithm for prefetchin.. - Mowry, Lam et al. - 1992
251   Simultaneous multithreading: maximizing on-chip parallelism - Tullsen, Eggers et al. - 1995
99   Hitting the memory wall: Implications of the obvious - Wulf, McKee - 1995
90   Reducing memory latency via nonblocking and prefetching cach.. - Chen, Baer - 1992
87   Complete computer system simulation: The SimOS approach - Rosenblum, Herrod et al. - 1995
79   Column associative caches: A technique for reducing the miss.. (context) - Agarwal, Pudar - 1993
70   Design tradeoffs for software-managed TLBs - Nagle, Uhlig et al. - 1993
54   Scalable processors in the billion-transistor era: IRAM - Kozyrakis, Perissakis et al. - 1997
54   Architectural support for translation table management in la.. (context) - Huck, Hays - 1993
53   Software support for speculative loads - Rogers, Li - 1992
52   Converting thread-level parallelism to instructionlevel para.. - Lo, Emer et al. - 1997
47   Performance comparison of contemporary dram architectures - Cuppu, Jacob et al. - 1999
43   Softwarecontrolled caches in the VMP multiprocessor (context) - Cheriton, Slavenburg et al. - 1986
42   Lockup free instruction fetchprefetch cache organisation (context) - free, prefetch et al. - 1981
41   Restructuring a parallel simulation to improve cache behavio.. - Cheriton, Goosen et al. - 1993
34   The Cache Memory Book (context) - Handy - 1998
33   Register relocation: flexible contexts for multithreading - Waldspurger, Weihl - 1993
29   The IA-64 architecture at work (context) - Dulong - 1998
27   The VMP multiprocessor: Initial experience (context) - Cheriton, Gupta et al. - 1988
22   Software-managed address translation - Jacob, Mudge - 1997
22   Consistency management for virtually indexed caches - Wheeler, Bershad - 1992
18   Reducing dram latencies with an integrated memory hierarchy .. - Lin, Reinhardt et al. - 2001
17   An effective programmable prefetch engine for on-chip caches (context) - Chen - 1995
17   Computer Architecture News (context) - Machanick, for et al. - 1996
16   Operating Systems: A Design-Oriented Approach (context) - Crowley - 1997
13   Hardware-software trade-offs in a Direct Rambus implementati.. - Machanick, Salverda et al. - 1998
11   A performance comparison of four supercomputers (context) - Simmons, Wasserman et al. - 1992
10   Predicting and precluding problems with memory latency (context) - Boland, Dollas - 1994
10   The Effects of Virtually AddressedCaches on Virtual MemoryDe.. (context) - Inouye, Konuru et al. - 1992
8   Multiple threads in cyclic register windows (context) - Hidaka, Koike et al. - 1993
6   Preliminary investigation of the RAMpage memory hierarchy - Machanick, Salverda - 1998
5   Vector performance analysis of the NEC SX (context) - Fatoohi - 1990
5   Direct Rambus tecnology: The new main memory standard (context) - Crisp - 1997
5   Scalability of the RAMpage memory hierarchy - Machanick, Salverda - 2000
4   Adaptive data prefetching using cache information (context) - Ki, Knowles
3   A discussion of nonblocking /lockup-free caches (context) - Belayneh, Kaeli - 1996
3   Correction to RAMpageASPLOS paper - Machanick - 1999
2   Retrospective: what have we learned from the PDP-11--what we.. (context) - Bell, Strecker - 1998
1   comproduct memorysdramartsdramart (context) - DRAMs, of et al. - 1997

Documents on the same site (http://www.cs.wits.ac.za/research/pubs.html):   More
The Skills Hierarchy and Curriculum - Machanick (1998)   (Correct)
Design of a Scalable Video on Demand Architecture - Machanick (1998)   (Correct)
A Scalable Architecture for Video on Demand: SAVoD - Machanick (1998)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC