Philip Machanick  Home/Search
Context
Related
| cs.wits.ac.za/wits...rchNotes2001.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: cs.wits.ac.za/~philip/cour...arch (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Introduction ...................................................................1 1.1 Introduction ........................................................................... 1 1.2 Major Concepts ...................................................................... 2 1.2.1 Latency vs. Bandwidth .............................................................2 1.2.2 What Computer Architecture Is ...............................................3 1.2.3 The Quantitative Approach... (Update)
Active bibliography (related documents): More All
0.5: An Object-Oriented Library for Shared-Memory Parallel Simulations - Machanick (1996) (Correct)
0.5: On the Value of Qualifications: Why go to University or Technikon? - Machanick (2000) (Correct)
0.3: An SRAM Main Memory Model - Salverda (1997) (Correct)
Similar documents based on text: More All
0.3: Rigorous Learning Curve Bounds from Statistical Mechanics - Haussler, Kearns, Seung.. (1996) (Correct)
0.3: Design Patterns at Different Scales - Buhr (1996) (Correct)
0.3: Transaction Processing and Distributed Computing in the Internet Age - Mohan (1998) (Correct)
BibTeX entry: (Update)
@misc{ machanick-computer,
author = "Philip Machanick",
title = "Computer Architecture: a qualitative overview of Hennessy and Patterson",
url = "citeseer.ist.psu.edu/machanick01computer.html" }
Citations (may not include all citations):357 The Directory-Based Cache Coherence Protocol for the DASH Mu.. (context) - Lenoski, Laudon et al. - 1990 ACM DBLP
99 Hitting the Memory Wall: Implications of the Obvious - Wulf, McKee - 1995 ACM
70 Design Trade-Offs for Software Managed TLBs - Nagle, Uhlig et al. - 1993
41 Restructuring a Parallel Simulation to Improve Cache Behavio.. - Cheriton, Goosen et al. - 1993
34 Direct Rambus Technology: The New Main Memory Standard (context) - Crisp - 1997
29 The IA-64 Architecture at Work (context) - Dulong - 1998 ACM DBLP
25 Algorithms for Scalable Synchronization on Shared-Memory Mul.. - Mellor-Crumney, Scott - 1991
16 On High-Bandwidth Data Cache Design for Multi-Issue Processo.. - Rivers, Tyson et al. - 1997 ACM DBLP
15 The case for the reduced instruction set computer (context) - Patterson, Ditzel - 1980
13 Hardware-Software Trade-Offs in a Direct Rambus Implementati.. - Machanick, Salverda et al. - 1998 ACM DBLP
9 Integrated Predication and Speculative Execution in the IMPA.. (context) - August, Connors et al. - 1998
6 Computer Architecture News (context) - Johnson, the - 1995
6 Preliminary Investigation of the RAMpage Memory Hierarchy - Machanick, Salverda - 1998
5 Virtual Memory: Issues of Implementation - Jacob, Mudge - 1998 DBLP
4 Years: Part II (context) - Lewis - 1996
4 on Architectural Support for Programming Languages and Opera.. (context) - Wall, Instruction-Level et al. - 1991
2 ParaDiGM: A Highly Scalable SharedMemory Architecture (context) - Cheriton, Goosen et al. - 1991
2 Computer vol (context) - Lewis, Years - 1996
1 Implications of Emerging DRAM Technologies for the RAMpage M.. - Machanick, Salverda - 1998
1 philipmas transittransit (context) - Mass, site et al. - 1997
1 continuously updated (context) - site - 1997
1 pp 23-30 (context) - Machanick, for et al. - 1996
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC