P. Geoffrey Lowney, Stefan M. Freudenberger, Thomas J. Karzes, W. D. Lichtenstein, Robert P. Nix, John S. O'Donnell, John C. Ruttenberg  Home/Search
Context Related
| sgi.com/rutt_mti/m...iler_j_super.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: sgi.com/rutt_mti/ (more) Homepages: P.Lowney |
Rate this article:      (best)Comment on this article |
Abstract: This paper describes the Multiflow compiler and reports on the Multiflow practice and experience with compiling for instruction-level parallelism beyond basic blocks. (Update)
Cited by: More
Architecture-Independent Meta-Optimization by - Aggressive Tail Splitting (2004) (Correct)
Advances in Adaptive Computer Technology - Koch (2004) (Correct)
The Use of Traces for Inlining in Java Programs - Borys Bradel And (Correct)
Active bibliography (related documents): More All
1.3: Inter-Block Code Motion without Copies - Sweany (1992) (Correct)
0.6: Loop Optimization Techniques On Multi-Issue Architectures - Kaiser (Correct)
0.5: A C Cross-Compiler for Numerically Intensive Computing on.. - Decker, Rehmann (1991) (Correct)
Similar documents based on text: More All
0.4: Comparing Static and Dynamic Scheduling on Superscalar Processors - Lo (1995) (Correct)
0.3: On Integer Multiflows and Metric Packings in Matroids - Marcus, Sebö (Correct)
0.3: Transitive Fork Environments And Minimum Cost Multiflows - Goldberg, Karzanov (1993) (Correct)
Related documents from co-citation: More All
29: Trace Scheduling: A Technique for Global Microcode Compaction (context) - Fisher - 1981
23: The superblock: An effective technique for vliw and superscalar compilation (context) - Hwu, Mahlke et al. - 1993
20: Bulldog: A compiler for VLIW architectures (context) - Ellis - 1985
BibTeX entry: (Update)
P. G. Lowney, S. M. Freudenberger, T. J. Karzes, W. D. Lichtenstein, R. P. Nix, J. O'Donnell, and J. C. Ruttenberg. The multiflow trace scheduling compiler. Journal of Supercomputing, 7(1,2):51--142, March 1993. http://citeseer.ist.psu.edu/lowney92multiflow.html More
@article{ lowney93multiflow,
author = "P. Geoffrey Lowney and Stefan M. Freudenberger and Thomas J. Karzes and W. D. Lichtenstein and Robert P. Nix and John S. O'Donnell and John C. Ruttenberg",
title = "The {Multiflow Trace Scheduling} Compiler",
journal = "The Journal of Supercomputing",
volume = "7",
number = "1-2",
pages = "51--142",
year = "1993",
url = "citeseer.ist.psu.edu/lowney92multiflow.html" }
Citations (may not include all citations):2003 The Art of Computer Programming (context) - Donald, Knuth - 1981
480 The Program Dependence Graph and its Use in Optimization (context) - Jeanne, Ottenstein et al. - 1987 ACM DBLP
476 Programming Language (context) - Brian, Ritchie et al. - 1978
407 Trace Scheduling: A technique for global microcode compactio.. (context) - Joseph - 1981 DBLP
353 Software Pipelining: An Effective Scheduling Technique for V.. (context) - Monica - 1988 ACM DBLP
283 Optimizing Supercompilers for Supercomputers (context) - Michael - 1989 ACM
277 Advanced Compiler Optimizations for Supercomputers (context) - David, Michael et al. - 1986 ACM DBLP
258 Automatic Translation of FORTRAN Programs to Vector Form - Randy, Kennedy - 1987 ACM DBLP
230 Limits of Instruction-Level Parallelism - David - 1991
216 Register allocation and spilling via graph coloring (context) - Chaitin - 1982 ACM
216 Performance of Various Computers Using Standard Linear Equat.. - Jack - 1991 ACM
201 Register allocation via coloring (context) - Chaitin, Auslander et al. - 1981 DBLP
183 Profile Guided Code Positioning (context) - Karl, Hansen - 1990 ACM DBLP
176 Some Scheduling Techniques and an Easily Schedulable Horizon.. (context) - Rau, Glaeser - 1981
158 Improving Register Allocation for Subscripted Variables - David, Carr et al. - 1990 ACM DBLP
150 An efficient algorithm for exploiting multiple arithmetic un.. (context) - Tomasulo - 1982
130 A VLIW Architecture for a Trace Scheduling Compiler (context) - Colwell, Nix et al. - 1988 ACM DBLP
128 Global Optimization by Suppression of Partial Redundancies (context) - Morel, Renvoise - 1979 ACM DBLP
127 Principles of Compiler Design (context) - Alfred, Jeffery et al. - 1977
112 The priority-based coloring approach to register allocation (context) - Chow, Hennessy - 1990 ACM DBLP
110 The Livermore Fortran Kernels: A Computer Test of the Numeri.. (context) - Frank - 1986
110 Available Instruction-Level Parallelism for Superscalar and .. - Norman, David et al. - 1989 ACM DBLP
90 Optimal Loop Parallelization (context) - Alexander, Nicolau - 1988 ACM DBLP
77 Efficient Instruction Scheduling for a Pipelined Architectur.. (context) - Phillip, Steven et al. - 1986 ACM DBLP
75 Register allocation via hierarchical graph coloring (context) - Callahan, Koblenz - 1991 ACM DBLP
69 Register Allocation by Priority-Based Coloring (context) - Frederick, Hennessy - 1984 ACM DBLP
66 A Systolic Array Optimizing Compiler (context) - Monica - 1989 ACM
60 Postpass Code Optimization of Pipeline Constraints (context) - Hennessy, Gross - 1983 ACM DBLP
49 Overlapped Loop Support in the Cydra (context) - James, Peter et al. - 1989
48 Design of a Computer: The Control Data (context) - Thornton - 1970
47 Detection and parallel execution of independent instructions (context) - Tjaden, Flynn - 1970
43 American National Standards Institute (context) - Standard, Fortran - 1978
43 Automatic Loop Interchange (context) - John, Ken - 1984 ACM DBLP
40 A Portable Machine-Independent Global Optimizer -- Design an.. (context) - Frederick - 1983
38 Parallel processing: A smart compiler and a dumb machine (context) - Joseph, Ellis et al. - 1984 DBLP
38 The Cydra 5 Departmental Supercomputer Design Philosophies (context) - Rau, Ramakrishna et al. - 1989
36 Parallelization of Loops With Exits on Pipelined Architectur.. (context) - Tirmulai, Lee et al. - 1990
25 Instruction scheduling for the IBM RISC System/6000 processo.. (context) - Warren - 1990 ACM DBLP
21 Phase Ordering of Register Allocation and Instruction Schedu.. (context) - Freudenberger, Ruttenberg - 1992 DBLP
20 Architecture and Implementation of a VLIW Supercomputer (context) - Colwell, Hall et al. - 1990 ACM DBLP
17 The optimization of horizontal microcode within and beyond b.. (context) - Joseph - 1979
14 A tour through the portable C compiler - Johnson - 1979
13 Engineering a RISC Compiler System (context) - Chow, Himelstein et al. - 1986
10 Percolation of code to enhance parallel dispatching and exec.. (context) - Foster, Riseman - 1972
7 Advanced Compiler Technology for the RISC System/6000 Archit.. (context) - Kevin, Hay et al. - 1990
7 How Many Addressing Modes are Enough (context) - Chow, Correll et al. - 1987
6 Code Optimization of Pipeline Constraints (context) - Thomas - 1983 ACM
6 SRDAG Compaction - A Generalization of Trace Scheduling to I.. (context) - Joseph - 1983 ACM
6 The Suppression of Compensation Code (context) - Gross, Ward - 1990
5 The Experimental Compiling System (context) - Allen, Carter et al. - 1980 DBLP
3 memory anti-aliasing and correctness for trace scheduling co.. (context) - Alexandru - 1984
3 Memory System for a Statically Scheduled Supercomputer (context) - Chandra, Brad et al. - 1991 DBLP
3 Supercomputer Performance: The Theory (context) - Olaf - 1988
3 Waterside Associates (context) - Newsletter - 1989
2 SIAM Journal of Computing (context) - John, Code - 1980
2 Assembler Language Reference (context) - RS
2 Eighth Annual ACM Symposium on Principles of Programming Lan.. (context) - Kuck, Kuhn et al. - 1981
2 Department of Computer Science Report No (context) - Bannerjee, of - 1979
2 Department of Computer Science Report No (context) - Bannerjee, Dependence - 1976
2 Combinatorial Aspects of Symbolic Program Analysis (context) - John - 1977
1 Compiler Using Modern Tools (context) - Stuart, of et al. - 1979
1 Horizontal Microcode Compaction (context) - Joseph - 1988
1 IEEE 1988 Supercomputing Conference (context) - Mike, Gostlin et al. - 1988
1 Symposium on Computer Architecture and Digital Signal Proces.. (context) - Paul, FFTs et al. - 1989
1 Architecture and Compiler Enhancements for PA-RISC Workstati.. (context) - Daryl, Hansen et al. - 1991
1 Symbolic Analysis in Almost Linear Time (context) - John, Tarjan - 1982
1 Compiler Tail Ends (context) - Mark - 1991
1 Hewlett-Packard (context) - Calling, Manual et al. - 1991
1 Using an oracle to measure parallelism in single instruction.. (context) - Alexandru, Fisher - 1981
1 The CONVEX FORTRAN (context) - Randall - 1988
The graph only includes citing articles where the year of publication is known.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC