Tools have been developed to automatically integrate and test networking systems in reconfigurable hardware. These tools dynamically generate circuits for Field Programmable Gate Arrays (FPGAs). A library of hardware-accelerated modules has been developed that processes Internet Protocol (IP) packets, performs header rule matching, scans packet payloads, and implements per-flow queueing. Other functions can be added to the library as extensible modules. An integration tool was developed to enable a network administrator to specify how a customized system should examine, drop, buffer, and/or modify packets. This tool joins together modules from the library to create a composite circuit that performs multiple functions. The tool allows additional modules to be quickly added to the library and
|
431
|
Snort- lightweight intrusion detection for networks
– Roesch
- 1978
|
|
321
|
ANTS: A toolkit for building and dynamically deploying network protocols
– Wetherall, Guttag, et al.
- 1998
|
|
89
|
The roles of FPGAs in reprogrammable systems
– Hauck
- 1998
|
|
60
|
M.: Implementation of a ContentScanning Module for an Internet Firewall
– Moscola, Lockwood, et al.
- 2003
|
|
58
|
A Scalable, High Performance Active Network Node
– Decasper, Parulkar, et al.
- 1999
|
|
46
|
Incremental Reconfiguration for Pipelined Applications
– Schmit
- 1997
|
|
44
|
Tennenhouse et al. A survey of active network research
– L
- 1997
|
|
42
|
programmable port extender (FPX) for distributed routing and queuing
– Lockwood, Turner, et al.
|
|
35
|
Design Issues for High Performance Active Routers
– Wolf, Turner
- 2001
|
|
29
|
Reprogrammable network packet processing on the field programmable port extender
– Lockwood, Naufel, et al.
|
|
29
|
A high performance OC12/OC48 queue design prototype for input buffered ATM switches
– Duan, Lockwood, et al.
|
|
24
|
Partial run-time reconfiguration using JRTR
– McMillan, Guccione
- 2000
|
|
23
|
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
– Horta, Lockwood, et al.
- 2002
|
|
20
|
Control and configuration software for a reconfigurable networking hardware platform
– Sproull, Lockwood, et al.
- 2002
|
|
20
|
Layered protocol wrappers for Internet packet processing in reconfigurable hardware
– Braun, Lockwood, et al.
- 2001
|
|
19
|
TCP splitter: A TCP/IP flow monitor in reconfigurable hardware
– Schuehler, Lockwood
|
|
18
|
PARBIT: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (FPGAs
– Horta, Lockwood
- 2001
|
|
16
|
Design of a Gigabit ATM Switch
– Turner, Chaney, et al.
- 1997
|
|
15
|
Internet worm and virus protection in dynamically reconfigurable hardware
– Lockwood, Moscola, et al.
- 2003
|
|
14
|
An extensible, system-on-programmable-chip, content-aware Internet firewall
– Lockwood, Neely, et al.
- 2003
|
|
12
|
Virtex configuration architecture advanced user’s guide.” Xilinx XAPP151
– Kelem
- 1999
|
|
11
|
Internet connected FPL
– Fallside, Smith
- 2000
|
|
8
|
Architecture for a hardware based, tcp/ip content scanning system
– Schuehler, Moscola, et al.
- 2003
|
|
7
|
Implementation of a streaming content search-and-replace module for an internet firewall
– Moscola, Pachos, et al.
- 2003
|
|
5
|
An FPGA-based Hardware Accelerator for Image
– Ross, Vellacott, et al.
- 1993
|
|
5
|
Internet reconfigurable logic for creating web-enabled devices.” Xilinx Xcell
– Westfeldt
- 1999
|
|
4
|
Internet-based tool for system-on-chip project testing and grading
– Neely, Zuver, et al.
- 2003
|
|
3
|
Internet-based tool for system-on-chip integration
– Lim, Neely, et al.
- 2003
|
|
1
|
Advancements in designing with FPGAs,” in DesignCon
– Alfke
- 2001
|
