Jack L. Lo, Susan J. Eggers, Joel S. Emer, Henry M. Levy, Rebecca L. Stamm  Home/Search
Context Related
| washington.edu/resea...tlp2ilp.final.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: pdx.edu/~driscoll/EE510...outline (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This article explores parallel processing on an alternative architecture, simultaneous multithreading (SMT), which allows multiple threads to compete for and share all of the processor's resources every cycle. The most compelling reason for running parallel applications on an SMT processor is its ability to use thread-level parallelism and instruction-level parallelism interchangeably. By permitting This research was supported by Digital Equipment Corporation, the Washington Technology Center,... (Update)
Cited by: More
Large-Scale TCP Models Using Optimistic Parallel Simulation - Garrett Yaun And (2003) (Correct)
Large-Scale Network Simulation Techniques: Examples of - Tcp And Ospf (2003) (Correct)
The Impact of Fetch Rate and Reorder Buffer Size on Speculative.. - Koppelman (2003) (Correct)
Similar documents (at the sentence level):
69.7%: Converting Thread-Level Parallelism to.. - Lo, Eggers, Emer, .. (1997) (Correct)
36.0%: Exploiting Thread-Level Parallelism On . . . - Lo (1998) (Correct)
Similar documents based on text: More All
0.8: Improving Server Software Support for Simultaneous.. - McDowell, Eggers.. (Correct)
0.8: Maximizing TLP with loop-parallelization on SMT - Puppin, Tullsen (2001) (Correct)
0.7: Symbiotic Jobscheduling for a Simultaneous Multithreading.. - Snavely, Tullsen (2000) (Correct)
Related documents from co-citation: More All
24: Simultaneous multithreading: Maximizing on-chip parallelism - Tullsen, Eggers et al. - 1995
23: Exploiting choice: Instruction fetch and issue on an implementable simultaneous .. - Tullsen, Eggers et al. - 1996
15: The Tera computer system - Alverson, Callahan et al. - 1990
BibTeX entry: (Update)
J. L. Lo, S. J. Eggers, J. S. Emer, H. M. Levy, R. L. Stamm, and D. M. Tullsen. Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading. ACM Transactions on Computer and Systems, 15(3):322--354, August 1997. http://citeseer.ist.psu.edu/lo97converting.html More
@article{ lo97converting,
author = "Jack L. Lo and Joel S. Emer and Henry M. Levy and Rebecca L. Stamm and Dean M. Tullsen",
title = "Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading",
journal = "ACM Transactions on Computer Systems",
volume = "15",
number = "3",
pages = "322--354",
year = "1997",
url = "citeseer.ist.psu.edu/lo97converting.html" }
Citations not processed or no citations identified.
The graph only includes citing articles where the year of publication is known.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC