See this document in CiteSeerX!

Recent Developments in High-Level Synthesis (1997)  (Make Corrections)  (15 citations)
Youn-Long Lin
ACM Transactions on Design Automation of Electronic Systems.



  Home/Search   Context   Related

 
View or download:
ucr.edu/~vahid/course...hls_todaes97.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  ucr.edu/~vahid/courses/269_f98... (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: ing with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works, requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept, ACM Inc., 1515 Broadway, New York, NY 10036 USA, fax +1 (212) 869-0481, or permissions@acm.org Recent Development in High Level Synthesis y Youn-Long Lin Department of Computer Science Tsing Hua University Hsin-Chu, Taiwan 30043, R. ... (Update)

Cited by:   More
Advances in Adaptive Computer Technology - Koch (2004)   (Correct)
Engineering Change Protocols for Behavioral and System.. - Kirovski, Drinic.. (2005)   (Correct)
AGENDA: An Attribute Grammar Driven Environment - For The Design   (Correct)

Active bibliography (related documents):   More   All
0.7:   Interconnect-aware High-level Synthesis for Low Power - Lin Zhong And (2002)   (Correct)
0.7:   The DT-Model: High-Level Synthesis Using Data Transfers - Tarafdar, Leeser (1998)   (Correct)
0.7:   Software Synthesis for Real-Time Information.. - Cornero, Thoen.. (1995)   (Correct)

Similar documents based on text:   More   All
0.4:   HLS: Combining Statistical and Symbolic Simulation to.. - Oskin, Chong, Farrens (2000)   (Correct)
0.4:   False Path Exclusion in Delay Analysis of RTL-Based.. - Nourani, Papachristou (1996)   (Correct)
0.0:   A Paper Presented At the 3 - Oekonux Conference May   (Correct)

Related documents from co-citation:   More   All
6:   The High Level Synthesis of Digital Systems (context) - McFarland, Parker et al. - 1990
5:   A Formal Approach to the Scheduling Problem in High Level Synthesis (context) - Hwang, Lee et al. - 1991
5:   Force Directed Scheduling for the Behavioral Synthesis of ASICs (context) - Paulin, Knight - 1989

BibTeX entry:   (Update)

Y.-L. Lin, "Recent Developments in High-Level Synthesis," ACM Tansactions on Design Automation of Electronic Systems, vol. 2, no. 1, pp. 2--21, 1997. http://citeseer.ist.psu.edu/lin97recent.html   More

@article{ lin97recent,
    author = "Youn-Long Lin",
    title = "Recent developments in high-level synthesis",
    journal = "ACM Transactions on Design Automation of Electronic Systems.",
    volume = "2",
    number = "1",
    pages = "2--21",
    year = "1997",
    url = "citeseer.ist.psu.edu/lin97recent.html" }
Citations (may not include all citations):
866   Techniques and Tools (context) - Aho, Sethi et al. - 1986
429   An Efficient Heuristic Procedure for Partitioning Graph (context) - Kernighan, Lin - 1970
217   High Level Synthesis - Introduction to Chip and System Desig.. (context) - Gajski, Dutt et al. - 1992
151   Force-Directed Scheduling for the Behavioral Synthesis of AS.. (context) - Paulin, Knight - 1989
134   The Verilog Hardware Description Language (context) - Thomas, Moorby - 1991
102   Power Minimization in IC Design: Principles and Applications - Pedram - 1996
70   A Formal Approach to the Scheduling Problem in High Level Sy.. (context) - Hwang, Lee et al. - 1991
52   Behavioral Synthesis for Low Power (context) - Raghunathan, Jha - 1994
50   System Level Synthesis using Re-Programmable Components - Gupta, De Micheli - 1992
49   Path-Based Scheduling for Synthesis (context) - Camposano - 1991
47   REAL: A Program for Register Allocation (context) - Kurdahi, Parker - 1987
45   Specification Partitioning for System Design (context) - Vahid, Gajski - 1992
44   Behavioral Transformations for Algorithmic Level IC Design - Walker, Thomas - 1989
44   Kluwer Academic Publishers (context) - Camposano, Wolf et al. - 1991
42   Optimizing Resource Utilization Using Transformation (context) - Potkonjak, Rabaey - 1994
40   Estimating Power Dissipation of VLSI Signal Processing Chip:.. (context) - Powell, Chau - 1990
40   A Scheduling Algorithm for Conditional Resource Sharing -- A.. (context) - Kim, Yonezawa et al. - 1994
39   Algorithmic and Register-Transfer Level Synthesis: The Syste.. (context) - Thomas, Lagnese et al. - 1990
38   Partitioning of Functional Models of Synchronous Digital Sys.. (context) - Gupta, De Micheli - 1990
37   PHIDEO: A Silicon Compiler for High Speed Algorithms (context) - Lippens - 1991
34   The Synthesis Approach to Digital System Design (context) - Michel, Lauther et al. - 1992
31   Profile-Driven Behavioral Synthesis for Low-Power VLSI Syste.. (context) - Kumar, Katkoori et al. - 1995
29   Analyzing and Exploiting the Structure of the Constraints in.. - Chaudhuri, Walker et al. - 1994
29   The Olympus Synthesis System for Digital Design (context) - De Micheli, Ku et al. - 1990
28   An Efficient Microcode Compiler for Application Specific DSP.. (context) - Goossens, Rabaey et al. - 1990
27   Incorporating Bottom-Up Design into Hardware Synthesis (context) - McFarland, Kowalski - 1990
27   CHOP: A Constraint-Driven System Level Partitioner (context) - Kucukcakar, Parker - 1991
25   Register-Transfer Level Estimation Techniques for Switching .. - Raghunathan, Dey et al. - 1996
24   Hardware-Software Codesign of Embedded Controllers Based on .. (context) - Ernst, Henkel - 1992
24   Design Tools for Intelligent Silicon Compilation (context) - Pangrle, Gajski - 1987
23   Lower-Bound Performance Estimation for the High Level Synthe.. (context) - Rim, Jain - 1994
23   Loop Winding -- A Data Flow Approach to Functional Pipelinin.. (context) - Girczyc - 1987
22   Data Routing: A Paradigm for Efficient Datapath Synthesis an.. (context) - Lanneer, Cornero et al. - 1994
22   Incremental Tree Height Reduction for High Level Synthesis (context) - Nicolau, Potasman - 1991
22   HYPER: An Interactive Synthesis Environment for High Perform.. (context) - Chu, Potkonjak et al. - 1989
19   Exploiting Regularity for Low-Power Design - Mehra, Rabaey - 1996
18   Using Bottom-Up Design Techniques in the Synthesis of Digita.. (context) - McFarland - 1986
18   Architectural Synthesis for Medium and High Throughput Signa.. (context) - Lanneer, Note et al. - 1990
16   Computing Lower Bounds on Functional Units Before Scheduling - Chaudhuri, Walker - 1996
16   An Optimization Approach to the Synthesis of Multichip Archi.. (context) - Gebotys - 1994
16   Data Path Allocation Based on Bipartite Weighted Matching (context) - Huang, Chen et al. - 1990
16   Flow Graph Representation (context) - Orailogulu, Gajski - 1986
15   OSCAR:Optimum Simultaneous Scheduling, Allocation and Resour.. - Landwehr, Marwedel et al. - 1994
15   Scheduling Using Behavioral Templates (context) - Ly, Knapp et al. - 1995
14   High Level Synthesis Scheduling and Allocation Using Genetic.. - Heijligers, Cluitmans et al. - 1995
14   High Level Transformation for Minimizing Syntactic Variances (context) - Chaiyakul, Gajski et al. - 1993
14   Tree-Height Minimization in Pipelined Architectures (context) - Hartley, Casavant - 1989
13   Incorporating Testability Considerations in High Level Synth.. (context) - Mujumdar, Jain et al. - 1994
13   Applying Simulated Evolution to High Level Synthesis (context) - Ly, Mowchenko - 1993
12   A Transformation-based Method for Loop folding (context) - Lee, C-H et al. - 1994
12   Power-Profiler: Optimizing ASICs Power Consumption at the Be.. (context) - Martin, Knight - 1995
12   Enhancing High-Level Control-Flow for Improved Testability (context) - Hsu, Rudnick et al. - 1996
12   Scheduling and Resource Binding for Low Power - Musoll, Cortadella - 1995
11   Address Generation for Array Access Based on Modulus m Count.. (context) - Grant, Denyer - 1991
10   Design guidance in the power dimension - Rabaey, Guerra et al. - 1995
10   Integrating program transformations in the memory-based synt.. - Kolson, Nicolau et al. - 1994
10   Automatic High Level Synthesis of Partitioned Busses (context) - Ewering - 1990
10   Simultaneous Functional-Unit Binding and Floorplanning (context) - Fang, Wong - 1994
8   Datapath Synthesis Using a Problem-Space Genetic Algorithm (context) - Dhodhi, Hielscher et al. - 1995
8   A Method of Automatic Data Path Synthesis (context) - Hitchcock, Thomas - 1983
7   High Level Synthesis for Easy Testability (context) - Flottes, Hammad et al. - 1995
7   The Siemens High Level Synthesis System CALLAS (context) - Ledeux - 1993
7   Data Path Tradeoff using MABAL (context) - Kucukcakar, Parker - 1990
6   Coactive Scheduling and Checkpoint Determination During High.. (context) - Orailoglu, Karri - 1994
6   Sequencer-Based Datapath Synthesis of Regular Iterative Algo.. (context) - Alogeely, Chen - 1994
6   New York: The Institute of Electrical and Electronics Engine.. (context) - Language, Manual - 1988
6   The IBM High Level Synthesis System (context) - Camposano, Bergamaschi et al. - 1991
6   A Scheduling Algorithm for Multiport Memory Minimization in .. (context) - Lee, Hwang - 1995
5   Fast and Near Optimal Scheduling in Automatic Data Path Synt.. (context) - Park, Kyung - 1991
5   A Method for Area Estimation of Data Path in High Level Synt.. (context) - Mecha, Fernandez et al. - 1996
4   An Optimizer for Hardware Synthesis (context) - Bhasker, Lee - 1990
4   Controller and Datapath Trade-offs in Hierarchical RT-Level .. (context) - Rao, Kurdahi - 1994
4   Partial Scan Design of Register-Transfer Level Circuits (context) - Gupta, Breuer - 1995
4   Optimizations in High Level Synthesis (context) - Rosenstiel - 1986
3   Automatic Synthesis of Data Path on Digital Systems (context) - Tseng, Siewiorek - 1986
3   High Level Synthesis of Data Paths for Easy Testability (context) - Dhodhi, Ahmad et al. - 1995
3   Applicability of a Subset of Ada as an Algorithmic Hardware .. (context) - Girczyc, Buhr et al. - 1985
3   How Datapath Allocation Affects Controller Delay (context) - C-Y, Wolf - 1994
3   An ILP Solution for Optimum Scheduling, Module and Register .. (context) - Wilson, Mukherjee et al. - 1995
3   A Resource Sharing Control Synthesis Method for Conditional .. (context) - Wakabayashi, Yoshimura - 1989
2   Industrial Extensions to University High Level Synthesis Too.. (context) - Fuhrman - 1991
2   MDS: The Mimola Design Method (context) - Zimmermann - 1980
2   Data Path Construction and Refinement (context) - Tsay, Hsu - 1990
2   Microarchitecture Synthesis of PerformanceConstrained Low-Po.. (context) - Goodby, Orailoglu et al. - 1994
2   A New Approach to the Multiport Memory Allocation Problem in.. (context) - Kim, Liu - 1995
2   Rephasing: A Transformation Technique for the Manipulation o.. - Potkonjak, Srivastava - 1995
2   High-Level Hot Carrier Reliability-Driven Synthesis using Ma.. (context) - Karnik, Teng et al. - 1995
1   ANSA: A New Neural Net Based Scheduling Algorithm for High L.. (context) - Unaltuna, Pitchumani - 1995
1   Extended 0/1 LP Formulation for the Scheduling Problem in Hi.. (context) - Achatz - 1993
1   Architectural Partitioning for System Level Partitioner (context) - Lagnese, Thomas - 1991
1   IEEE Transactions on Computer-Aided Design of Integrated Cir.. - Package, of et al. - 1988
1   Optimum Simultaneous Placement and Binding for Bit-Slice Arc.. (context) - Munch, Wehn et al. - 1995
1   High Level Synthesis in a Rapid-Prototype Environment for Me.. (context) - Wehn, Herpel et al. - 1992
1   Operation Scheduling by Annealed Neural Networks (context) - Kawaguchi, Todaka - 1995
1   Using HYPER to Teach Datapath Design Techniques in an ASIC D.. (context) - Reese - 1994
1   Concurrent Testing in High Level Synthesis (context) - Singh, Knight - 1994
1   The Reduction of the Number of Equations in the ILP Formulat.. (context) - Wang, Grainger - 1994
1   Synthesis-for-testability using Transformations (context) - Potkonjak, Dey et al. - 1995
1   A New Look at Logic Synthesis (context) - Darringer, Joyner - 1980
1   A Survey of High Level Synthesis (context) - Walker, Camposano - 1991



The graph only includes citing articles where the year of publication is known.

Documents on the same site (http://www.cs.ucr.edu/~vahid/courses/269_f98/):   More
Effective Heterogenous Design And Co-Simulation - Chang Kalavade (1995)   (Correct)
SpecCharts: A VHDL Front-End for Embedded Systems - Vahid (1995)   (Correct)
Various Kinds of Petri Nets in Simulation and Modelling - Vojnar (1997)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC